共 50 条
- [1] Interleaving Methods for Hybrid System-level MPSoC Design Space Exploration [J]. 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 7 - 14
- [2] Accelerating MPSoC Design Space Exploration Within System-Level Frameworks [J]. 2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
- [4] System-level exploration tools for MPSoC designs [J]. 43rd Design Automation Conference, Proceedings 2006, 2006, : 286 - 287
- [5] Formal system-level design space exploration [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (02): : 250 - 264
- [6] System-level Reliability Exploration Framework for Heterogeneous MPSoC [J]. GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 9 - 14
- [7] A methodology for system-level analog design space exploration [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 676 - 677
- [8] STATS: A framework for microprocessor and system-level design space exploration [J]. Journal of Systems Architecture, 1999, 45 (12): : 1097 - 1110
- [10] System-level design space exploration of dynamic reconfigurable architectures [J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2008, 5114 : 279 - +