System level optimization and design space exploration for low power

被引:11
|
作者
Stammermann, A [1 ]
Kruse, L [1 ]
Nebel, W [1 ]
Pratsch, A [1 ]
Schmidt, E [1 ]
Schulte, M [1 ]
Schulz, A [1 ]
机构
[1] OFFIS Res Inst, Oldenburg, Germany
关键词
D O I
10.1109/ISSS.2001.957929
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a software tool for power dissipation analysis and optimization on the algorithmic abstraction level from C/C++ and VHDL descriptions. An analysis is most efficient on such a high level since the influence of design decisions on the power demand increases with increasing abstraction [1]. The ORINOCO(R) tool enables to compare different but functionally equivalent algorithms and bindings to RT-level architectures with respect to power consumption. The results of the optimized binding can be used to guide synthesis. In the experimental evaluation we compare the predicted optimization trend with synthesized implementations and prove the accuracy of our methodology and tool.
引用
收藏
页码:142 / 146
页数:5
相关论文
共 50 条
  • [1] A framework for System Level Low Power Design Space Exploration
    Ben Mrad, Ameni
    Auguin, Michel
    Verdier, Francois
    Ben Ameur, Amal
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 437 - 441
  • [2] High-level power estimation and low-power design space exploration for FPGAs
    Chen, Deming
    Cong, Jason
    Fan, Yiping
    Zhang, Zhiru
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 529 - +
  • [3] Fast system-level design space exploration for low power configurable multimedia systems-on-chip
    Polloni, F
    Mazzoni, L
    Di Matteo, S
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 150 - 154
  • [4] EARLY AREA AND POWER ESTIMATION MODEL FOR RAPID SYSTEM LEVEL DESIGN AND DESIGN SPACE EXPLORATION
    Tripathi, Abhishek Narayan
    Rajawat, Arvind
    ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2022, 20 (01) : 66 - 72
  • [5] Avalanche: An environment for design space exploration and optimization of low-power embedded systems
    Henkel, J
    Li, YB
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (04) : 454 - 468
  • [6] DESSERT: DESign Space ExploRation Tool based on Power and Energy at System-Level
    Rethinagiri, Santhosh Kumar
    Palomar, Oscar
    Cristal, Adrian
    Unsal, Osman
    Swift, Michael M.
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 48 - 53
  • [7] High-Level Low-Power System Design Optimization
    Pursley, David
    Yeh, Tung-Hua
    2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [8] Graphical framework for system level design space exploration
    Perko, Klemen
    Trost, Andrej
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (03): : 132 - 141
  • [9] CODEF: A system level design space exploration tool
    Auguin, M
    Capella, L
    Cuesta, F
    Gresset, E
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 1145 - 1148
  • [10] Formal system-level design space exploration
    Knorreck, Daniel
    Apvrille, Ludovic
    Pacalet, Renaud
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (02): : 250 - 264