A single-chip MPEG2 422@ML video, audio, and system encoder with a 162-MHz media-processor and dual motion estimation cores

被引：1

作者：

Kumaki, S ^{[1
]}

Matsumura, T ^{[1
]}

Ishihara, K ^{[1
]}

Segawa, H ^{[1
]}

Kawamoto, K ^{[1
]}

Ohira, H ^{[1
]}

Shimada, T ^{[1
]}

Sato, H ^{[1
]}

Hattori, T ^{[1
]}

Wada, T ^{[1
]}

Honma, H ^{[1
]}

Watanabe, T ^{[1
]}

Sato, H ^{[1
]}

Asano, K ^{[1
]}

Yoshida, T ^{[1
]}

机构：

[1] Mitsubishi Elect Corp, Syst LSI Dev Ctr, Itami, Hyogo 6648641, Japan

来源：

PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1999年

关键词：

D O I：

10.1109/CICC.1999.777250

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A single chip MPEG2 video, audio, and system encoder for various applications such as PC authoring, DVD-recorder and digital TV has been described. It performs realtime 422@ML video encoding, Dolby Digital (AC-3)/MPEG1 audio encoding, and system encoding which multiplexes the video and audio streams and generates a transport stream or a program stream. The encoder LSI employs an advanced hybrid architecture with a 162-MHz media-processor and dedicated video processing hardware. This architecture not only realizes a complete encoder but also achieves the high flexibility required for improving picture quality. Dual motion estimation cores, fine ME for high search precision and coarse ME for a wide search range, are integrated for optimal motion vector search. The encoder LSI is implemented using 0.25 micron four-metal CMOS technology and integrates 11 million transistors in an area of 14.2 x 14.2 mm(2).

引用

页码：95 / 98

页数：4

共 12 条

[1] A single-chip MPEG-2 422P@ML video, audio, and system encoder with a 162 MHz media-processor core and dual motion estimation cores
Matsumura, T
Kumaki, S
Segawa, H
Ishihara, K
Hanami, A
Matsuura, Y
Scotzniovsky, S
Takata, H
Yamada, A
Murayama, S
Wada, T
Ohira, H
Shimada, T
Asano, K
Yoshida, T
Yoshimoto, M
Tsuchihashi, K
Horiba, Y
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (01) : 108 - 122
[2] Motion estimation motion compensation hardware architecture for a scene-adaptive algorithm on a single-chip MPEG2 MP@ML video encoder
Nitta, K
Minami, T
Kondo, T
Ogura, T
[J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING '99, PARTS 1-2, 1998, 3653 : 874 - 882
[3] A low-cost audio/video single-chip MPEG2 encoder for consumer video storage applications
Bruls, WHA
Salomons, EW
van der Werf, A
Gunnewiek, RK
Camiciotti, L
[J]. IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, 2000, : 314 - 315
[4] A 1.5W single-chip MPEG2 MP@ML encoder with low-power motion estimation and clocking
Mizuno, M
Ooi, Y
Hayashi, N
Goto, J
Hozumi, M
Furuta, K
Nakazawa, Y
Ohnishi, O
Yokoyama, Y
Katayama, Y
Takano, H
Miki, N
Senda, Y
Tamitani, I
Yamashina, M
[J]. 1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 256 - 257
[5] A single-chip MPEG-2 MP@ML audio/video encoder/decoder with a programmable Video Interface Unit
Chen, CT
Chen, TC
Jeng, FC
Cheng, H
Konstantinides, K
[J]. 2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 941 - 944
[6] A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking
Mizuno, M
Ooi, Y
Hayashi, N
Goto, J
Hozumi, M
Furuta, K
Shibayama, A
Nakazawa, Y
Ohnishi, O
Zhu, SY
Yokoyama, Y
Katayama, Y
Takano, H
Miki, N
Senda, Y
Tamitani, I
Yamashina, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1807 - 1816
[7] A 99-mm2 0.7-w single-chip MPEG-2 422P@ML video, audio, and system encoder with a 64-Mb embedded DRAM for portable 422P@HL encoder system
Kumaki, S
Takata, H
Ajioka, Y
Ooishi, T
Ishihara, K
Hanami, A
Tsuji, T
Watanabe, T
Morishima, C
Yoshizawa, T
Sato, H
Hattori, S
Koshio, A
Tsukamoto, K
Matsumura, T
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) : 450 - 454
[8] A 99-mm2, 0.7-W, single-chip MPEG-2 422P@ML video, audio, and system encoder with a 64-Mbit embedded DRAM for portable 422P@HL encoder system
Kumaki, S
Takata, H
Ajioka, Y
Ooishi, T
Ishihara, K
Hanami, A
Tsuji, T
Kanehira, Y
Watanabe, T
Morishima, C
Yoshizawa, T
Sato, H
Hattori, S
Koshio, A
Tsukamoto, K
Matsumura, T
[J]. PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 425 - 428
[9] Motion estimation and compensation hardware architecture for a scene-adaptive algorithm on a single-chip MPEG-2 video encoder
Nitta, K
Minami, T
Kondo, T
Ogura, T
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2001, E84D (03) : 317 - 325
[10] A single-chip MPEG2 MP@ML Video Encoder LSI including wide search range motion estimation (H+/-288, V+/-96) and many functions for consumer use
Takashima, M
Ogura, E
Hiranaka, D
Ishii, T
Ishikawa, T
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 784 - 792

← 1 2 →