Analog/RF Wonderland: Circuit and Technology Co-optimization in Advanced FinFET Technology

被引：0

作者：

Hsueh, Fu-Lung ^{[1
]}

Peng, Yung-Chow ^{[1
]}

Chen, Chung-Hui ^{[1
]}

Yeh, Tzu-Jin ^{[1
]}

Hsieh, Hsieh-Hung ^{[1
]}

Chang, Chin-Ho ^{[1
]}

Liu, Szu-Lin ^{[1
]}

Chuang, Mei-Chen ^{[1
]}

Chen, Mark ^{[1
]}

机构：

[1] Taiwan Semicond Mfg Co Ltd, Hsinchu, Taiwan

来源：

2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY | 2016年

关键词：

LNA; VCO; ADPLL; bandgap; NTV; DGE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Stacked-gate is one of the most popular solutions used in mismatch-sensitive circuits in FinFET technology. A Bandgap circuit using stacked-gate formed by 150 short-channel devices to achieve high accuracy is demonstrated. Adding uniform surrounding patterns to the target MOS array, the device mismatch caused by DGE (density gradient effect) can be cancelled. In low-power RF LNA and VCO, dc power reductions are achieved. The near-threshold-voltage (NTV) design technique is adopted for further 50% RF power reduction.

引用

页数：2

共 50 条

[31] Design technology co-optimization towards sub-3 nm technology nodes
Han, Genquan
Hao, Yue
JOURNAL OF SEMICONDUCTORS, 2021, 42 (02)
[32] Cost-Effective Co-Optimization of RF Process Technology Targeting Performances/Power/Area Enhancements for RF and mmWave Applications
Kim, Sutae
Lee, Hyungjin
Jeong, Yongchae
ELECTRONICS, 2024, 13 (13)
[33] Design Technology Co-Optimization: Tradeoffs for Building the Best Processor
Wilcox K.
Gentile L.
Gillespie K.
IEEE Solid-State Circuits Magazine, 2019, 11 (04): : 58 - 66
[34] Design–technology co-optimization for 2D electronics
Jiadi Zhu
Tomás Palacios
Nature Electronics, 2023, 6 : 803 - 804
[35] The Past, Present, and Future of Design-Technology Co-Optimization
Yeric, Greg
Cline, Brian
Sinha, Saurabh
Pietromonaco, David
Chandra, Vikas
Aitken, Rob
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[36] High Performance 5G mobile SoC Design-Technology Co-Optimization for PPA and Manufacturability with 5nm EUV FinFET technology
Suh, Youseok
Bao, Jerry
Lin, Vicki
Kuo, Wade
Kim, Leo
Chen, Ying
Wang, Hao
Gao, Yandong
Cheng, Jason
Wang, Xiao-Yong
Park, Hyuk
Lim, Hochul
Kim, Sungwon
Shin, Hun
Song, Byungmoo
Masuoka, Yuri Y.
Kim, Taegyun
Ku, Ja-Hum
Nallapati, Giri
Yang, Sam
Chidambaram, PR.
2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
[37] Advanced CMOS Scaling, And FinFET Technology
Nowak, E. J.
SIGE, GE, AND RELATED COMPOUNDS 5: MATERIALS, PROCESSING, AND DEVICES, 2012, 50 (09): : 3 - 16
[38] Interconnect Design-Technology Co-Optimization for Sub-3nm Technology Nodes
Baert, Rogier
Ciofi, Ivan
Patli, Sudhir
Zografos, Odysseas
Sarkar, Satadru
Chehab, Bilal
Jang, Doyoung
Spessot, Alessio
Ryckaert, Julien
Tokei, Zsolt
2020 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2020, : 28 - 30
[39] Interconnect-Aware Technology and Design Co-Optimization for the 5-nm Technology and Beyond
Badaroglu, Mustafa
JOURNAL OF LOW POWER ELECTRONICS, 2018, 14 (02) : 186 - 194
[40] Reliability Characterization on Advanced FinFET Technology
Choi, Kihyun
Jeong, Taeyoung
Kim, Jinju
Choo, Seungjin
Kim, Younghan
Yeo, Myung Soo
Lee, Miji
Kim, Jinseok
Lee, Euncheol
IITC2021: 2021 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2021,

← 1 2 3 4 5 →