Analog/RF Wonderland: Circuit and Technology Co-optimization in Advanced FinFET Technology

被引：0

作者：

Hsueh, Fu-Lung ^{[1
]}

Peng, Yung-Chow ^{[1
]}

Chen, Chung-Hui ^{[1
]}

Yeh, Tzu-Jin ^{[1
]}

Hsieh, Hsieh-Hung ^{[1
]}

Chang, Chin-Ho ^{[1
]}

Liu, Szu-Lin ^{[1
]}

Chuang, Mei-Chen ^{[1
]}

Chen, Mark ^{[1
]}

机构：

[1] Taiwan Semicond Mfg Co Ltd, Hsinchu, Taiwan

来源：

2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY | 2016年

关键词：

LNA; VCO; ADPLL; bandgap; NTV; DGE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Stacked-gate is one of the most popular solutions used in mismatch-sensitive circuits in FinFET technology. A Bandgap circuit using stacked-gate formed by 150 short-channel devices to achieve high accuracy is demonstrated. Adding uniform surrounding patterns to the target MOS array, the device mismatch caused by DGE (density gradient effect) can be cancelled. In low-power RF LNA and VCO, dc power reductions are achieved. The near-threshold-voltage (NTV) design technique is adopted for further 50% RF power reduction.

引用

页数：2

共 50 条

[21] Technology/Circuit/System Co-Optimization and Benchmarking for Multilayer Graphene Interconnects at Sub-10-nm Technology Node
Pan, Chenyun
Raghavan, Praveen
Ceyhan, Ahmet
Catthoor, Francky
Tokei, Zsolt
Naeemi, Azad
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (05) : 1530 - 1536
[22] Technology of FinFET for High RF and Analog/Mixed-Signal Performance Circuits
Ohguro, Tatsuya
Inaba, Satoshi
Kaneko, Akio
Okano, Kimitoshi
IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (06): : 455 - 460
[23] Device-Circuit Co-Optimization for Robust Design of FinFET-Based SRAMs
Gupta, Sumeet Kumar
Roy, Kaushik
IEEE DESIGN & TEST, 2013, 30 (06) : 29 - 39
[24] Ab Initio for Design-Technology Co-Optimization
Aboud, Shela J.
Huang, Joanne
Cobb, Jonathan
Gunst, Tue
Asenov, Plamen
Dam, Thuc
Borges, Ricardo
DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION XV, 2021, 11614
[25] Design technology co-optimization in technology definition for 22nm and beyond
Semiconductor Research and Development Center, IBM, 2070 Rt. 52, East Fishkill, NY 10570, United States
Dig Tech Pap Symp VLSI Technol, 2011, (112-113):
[26] RF/analog circuit design in scaled digital CMOS technology
Masui S.
Konishi T.
Journal of the Institute of Electrical Engineers of Japan, 2011, 131 (01): : 30 - 33
[27] Design Technology Co-optimization for N10
Ryckaert, J.
Raghavan, P.
Baert, R.
Bardon, M. G.
Dusa, M.
Mallik, A.
Sakhare, S.
Vandewalle, B.
Wambacq, P.
Chava, B.
Croes, K.
Dehan, M.
Jang, D.
Leray, P.
Liu, T-T.
Miyaguchi, K.
Parvais, B.
Schuddinck, P.
Weemaes, P.
Mercha, A.
Bommels, J.
Horiguchi, N.
McIntyre, G.
Thean, A.
Tokei, Z.
Cheng, S.
Verkest, D.
Steegen, A.
2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
[28] Standard Cell Layout Generator Amenable to Design Technology Co-Optimization in Advanced Process Nodes
Cho, Handong
Seo, Hyunbae
Chung, Sehyeon
Choi, Kyu-Myung
Kim, Taewhan
2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
[29] Design technology co-optimization towards sub-3 nm technology nodes
Genquan Han
Yue Hao
Journal of Semiconductors, 2021, (02) : 8 - 10
[30] Fast Design Technology Co-Optimization Framework for Emerging Technology With Hierarchical Graph Embedding
Ma, Tianliang
Fan, Guangxi
Sun, Xuguang
Deng, Zhihui
Low, Kain Lu
Shao, Leilai
2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 654 - 659

← 1 2 3 4 5 →