Design technology co-optimization in technology definition for 22nm and beyond

被引：0
|
作者：
Semiconductor Research and Development Center, IBM, 2070 Rt. 52, East Fishkill, NY 10570, United States [1 ]
机构：
来源：
Dig Tech Pap Symp VLSI Technol | 2011年 / 112-113期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
CMOS integrated circuits
引用
收藏
相关论文
共 50 条
  • [1] Design-Technology Co-Optimization of Anti-Fuse Memory on Intel 22nm FinFET Technology
    Chao, Yu-Lin
    Kulkarni, Sarvesh H.
    Cha, Soonwoo
    Paulson, Leif R.
    Rajarshi, Salil M.
    Bloomstrom, Jason
    Liu, Guannan
    Armstrong, Mark
    Li, Jiabo
    Su, Chen-Yi
    Ramey, Stephen M.
    Bhattacharya, Uddalak
    Sell, Bernhard
    Zhang, Ying
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [2] Design and Process Co-optimization for 28nm/22nm and Beyond - A Foundry's Perspective
    Hou, Cliff
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 418 - 418
  • [3] Technology Roadmap for 22nm and Beyond
    Iwai, Hiroshi
    2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2009, : 188 - 191
  • [4] Interconnect-Aware Technology and Design Co-Optimization for the 5-nm Technology and Beyond
    Badaroglu, Mustafa
    JOURNAL OF LOW POWER ELECTRONICS, 2018, 14 (02) : 186 - 194
  • [5] Design/System Technology Co-Optimization for 3nm Node and Beyond
    Song, S. C.
    2021 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), 2021,
  • [6] Scaling Beyond 7nm: Design-Technology Co-optimization at the Rescue
    Ryckaert, Julien
    PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), 2016, : 89 - 89
  • [7] Creating an Affordable 22nm Node Using Design-Lithography Co-Optimization
    Strojwas, A. J.
    Jhaveri, T.
    Rovner, V.
    Pileggi, L.
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 95 - 96
  • [8] Design-Technology Co-Optimization of Sequential and Monolithic CFET as enabler of technology node beyond 2nm
    Chehab, Bilal
    Ryckaert, Julien
    Schuddinck, Pieter
    Weckx, Pieter
    Horiguchi, Naoto
    Mirabelli, Gioele
    Spessot, Alessio
    Na, Myunghee
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION XV, 2021, 11614
  • [9] Design technology co-optimization towards sub-3 nm technology nodes
    Genquan Han
    Yue Hao
    Journal of Semiconductors, 2021, (02) : 8 - 10
  • [10] Design technology co-optimization towards sub-3 nm technology nodes
    Han, Genquan
    Hao, Yue
    JOURNAL OF SEMICONDUCTORS, 2021, 42 (02)
12345