Exploring Advanced Packaging Technologies for Reverse Engineering a System-in-Package (SiP)

被引:4
|
作者
Khan, M. Shafkat M. [1 ]
Xi, Chengjie [1 ]
Ul Haque, Md Saad [1 ]
Tehranipoor, Mark M. [1 ]
Asadizanjani, Navid [1 ]
机构
[1] Univ Florida, ECE Dept, Gainesville, FL 32607 USA
关键词
Advanced packaging; heterogeneous integration; intellectual property (IP) piracy; reverse engineering (RE); system-in-package (SiP);
D O I
10.1109/TCPMT.2023.3311801
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
System-in-package (SiP) is a type of electronic packaging convention that integrates multiple components, such as microprocessors, memory, sensors, and so on, in the form of chiplets into a single unified package. SiP integration, enabled by advanced packaging technologies, is particularly well-suited for mobile devices, wearables, and IoT applications, where space and power constraints are critical. The demand for SiP devices is expected to grow as more applications and industries adopt IoT and connected technologies. The increasing popularity of SiPs also indicates that SiP devices are becoming more attractive targets for attackers who seek to exploit vulnerabilities or steal proprietary information. Intellectual property (IP) piracy and chip counterfeiting powered by reverse engineering (RE) are the biggest threats to fear as we progress toward more advanced packaging technologies. Chiplets are vended in the semiconductor supply chain as off-the-shelf standalone components that can be integrated into larger system-level designs. So, from an attacker's perspective, the crucial challenge in RE an SiP is not concerning the chiplet designs, rather the main target is uncovering the internal structure of the advanced packaging that routes signals away from, toward, and between the chiplets. In this work, we explore some of the popular advanced packaging technologies and propose a set of guidelines for RE SiPs that employ these packaging technologies. We have also exhibited a case study where we used a nondestructive approach to break into an SiP sample to demonstrate the effectiveness of our proposed framework and validate our RE approach.
引用
收藏
页码:1360 / 1370
页数:11
相关论文
共 50 条
  • [21] Large Scale System-in-Package (SiP) Module for Future Networking Products
    Ohta, Ryusuke
    Nagar, Mohan
    Ahmad, Mudasir
    Tamagawa, Michiaki
    Miyata, Katsumi
    Suzuki, Takuya
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
  • [22] Miniaturized 122 GHz System-in-Package (SiP) Short Range Radar Sensor
    Girma, Mekdes Gebresilassie
    Beer, Stefan
    Hasch, Juergen
    Gonser, Markus
    Debski, Wojciech
    Winkler, Wolfgang
    Sun, Yaoming
    Zwick, Thomas
    2013 10TH EUROPEAN RADAR CONFERENCE (EURAD), 2013, : 49 - 52
  • [23] Ground bounce noise isolation with power plane segmentation in system-in-package (SiP)
    Li, Jun
    Liao, Cheng
    2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2007, : 460 - +
  • [24] Noise Isolation of PDN Using In-Package Filter in LTCC-Based System-in-Package (SiP)
    Huang, Yue-Hui
    Zhang, Mu-Shui
    He, Yi-Fei
    Su, Quan-Chao
    2018 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND 2018 IEEE ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC/APEMC), 2018, : 434 - 436
  • [25] Studies on the Thermal Cycling Reliability of BGA System-in-Package (SiP) with an Embedded Die
    Yu, Seon Young
    Kwon, Yong-Min
    Kim, Jinsu
    Jeong, Taesung
    Choi, Seogmoon
    Paik, Kyung-Wook
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (04): : 625 - 633
  • [26] Photonic System-in-Package Technologies Using Thin Glass Substrates
    Brusberg, Lars
    Schroeder, Henning
    Toepper, Michael
    Reichl, Herbert
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 930 - +
  • [27] Investigation of Key Technologies for System-in-Package Integration of Inertial MEMS
    Marenco, N.
    Reinert, W.
    Warnat, S.
    Lange, P.
    Gruenzig, S.
    Allegato, G.
    Hillmann, G.
    Kostner, H.
    Gal, W.
    Guadagnuolo, S.
    Conte, A.
    Malecki, K.
    Friedel, K.
    DTIP 2009: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2009, : 35 - +
  • [28] Advanced system in package technologies
    Karim, Nozad
    Advancing Microelectronics, 2018, 45 (03):
  • [29] A study of considering the reliability issues on ASIC/memory integration by SIP (system-in-package) technology
    Song, YH
    Kim, SG
    Lee, SB
    Rhee, KJ
    Kim, TS
    MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1405 - 1410
  • [30] A System-in-Package (SiP) With Mounted Input Capacitors for Reduced Parasitic Inductances in a Voltage Regulator
    Hashimoto, Takayuki
    Kawashima, Tetsuya
    Uno, Tomoaki
    Akiyama, Noboru
    Matsuura, Nobuyoshi
    Akagi, Hirofumi
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (03) : 731 - 740