Exploring Advanced Packaging Technologies for Reverse Engineering a System-in-Package (SiP)

被引:4
|
作者
Khan, M. Shafkat M. [1 ]
Xi, Chengjie [1 ]
Ul Haque, Md Saad [1 ]
Tehranipoor, Mark M. [1 ]
Asadizanjani, Navid [1 ]
机构
[1] Univ Florida, ECE Dept, Gainesville, FL 32607 USA
关键词
Advanced packaging; heterogeneous integration; intellectual property (IP) piracy; reverse engineering (RE); system-in-package (SiP);
D O I
10.1109/TCPMT.2023.3311801
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
System-in-package (SiP) is a type of electronic packaging convention that integrates multiple components, such as microprocessors, memory, sensors, and so on, in the form of chiplets into a single unified package. SiP integration, enabled by advanced packaging technologies, is particularly well-suited for mobile devices, wearables, and IoT applications, where space and power constraints are critical. The demand for SiP devices is expected to grow as more applications and industries adopt IoT and connected technologies. The increasing popularity of SiPs also indicates that SiP devices are becoming more attractive targets for attackers who seek to exploit vulnerabilities or steal proprietary information. Intellectual property (IP) piracy and chip counterfeiting powered by reverse engineering (RE) are the biggest threats to fear as we progress toward more advanced packaging technologies. Chiplets are vended in the semiconductor supply chain as off-the-shelf standalone components that can be integrated into larger system-level designs. So, from an attacker's perspective, the crucial challenge in RE an SiP is not concerning the chiplet designs, rather the main target is uncovering the internal structure of the advanced packaging that routes signals away from, toward, and between the chiplets. In this work, we explore some of the popular advanced packaging technologies and propose a set of guidelines for RE SiPs that employ these packaging technologies. We have also exhibited a case study where we used a nondestructive approach to break into an SiP sample to demonstrate the effectiveness of our proposed framework and validate our RE approach.
引用
收藏
页码:1360 / 1370
页数:11
相关论文
共 50 条
  • [41] Lowering Coupling Noise between Chips in System-in-Package (SiP) Module Using Compartment Shielding
    Chu, Fu-Chen
    Kuo, Hung-Chun
    Wang, Chen-Chao
    2016 11TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT-IAAC 2016), 2016, : 152 - 155
  • [42] Silicon based system-in-package : a passive integration technology combined with advanced packaging and system based design tools to allow a breakthrough in miniaturization
    Murray, F
    PROCEEDINGS OF THE 2005 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2005, : 169 - 173
  • [43] LTCC-based monolithic system-in-package (SiP) module for millimeter-wave applications
    Lee, Young Chul
    Park, Chul Soon
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2016, 26 (09) : 803 - 811
  • [44] An overview of System in Package (SiP) applications and technologies for CPU and communications systems
    Polka, Lesley
    Mahajan, Ravi
    Swan, Johanna
    Choksi, Gaurang
    Advances in Electronic Packaging 2005, Pts A-C, 2005, : 971 - 975
  • [45] Achieving optimum manufacturing yield for Rf System-in-Package (SIP) devices through process sensitivity analysis
    Romero, Christian O.
    Baruelo, Eduardo C., Jr.
    2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 877 - 883
  • [46] Activities and Progress of Advanced Microwave and System-in-Package Integration at National Taiwan University
    Wang, Huei
    Wu, Ruey-Beei
    Hsu, Powen
    Wu, Tzong-Lin
    Huang, Tain-Wei
    Tzuang, C-K Clive
    2011 41ST EUROPEAN MICROWAVE CONFERENCE, 2011, : 555 - 558
  • [47] MRAM and microprocessor system-in-package: Technology stepping stone to advanced embedded devices
    Trigas, C
    Doll, S
    Kruecken, J
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 71 - 79
  • [48] 2.5D Advanced System-in-Package: Processes, Materials & Integration Aspects
    Shenoy, Ravindra V.
    Lai, Kwan-yu
    Gusev, Evgeni
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 4, 2014, 61 (03): : 183 - 190
  • [49] Study of 3D SiP (System-in-Package) Module for Package-on-Package Application Using Multi-layer PCB Manufacturing Process
    Hu, Liulin
    Jin, Zhu
    Liao, Xuejie
    Ouyang, Yaoguo
    Dong, Jinsheng
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 109 - 112
  • [50] A Cu-Plate-Bonded System-in-Package (SiP) With Low Spreading Resistance of Topside Electrodes for Voltage Regulators
    Hashimoto, Takayuki
    Uno, Tomoaki
    Shiraishi, Masaki
    Kawashima, Tetsuya
    Akiyama, Noboru
    Matsuura, Nobuyoshi
    Akagi, Hirofumi
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (09) : 2310 - 2319