Exploring Advanced Packaging Technologies for Reverse Engineering a System-in-Package (SiP)

被引:4
|
作者
Khan, M. Shafkat M. [1 ]
Xi, Chengjie [1 ]
Ul Haque, Md Saad [1 ]
Tehranipoor, Mark M. [1 ]
Asadizanjani, Navid [1 ]
机构
[1] Univ Florida, ECE Dept, Gainesville, FL 32607 USA
关键词
Advanced packaging; heterogeneous integration; intellectual property (IP) piracy; reverse engineering (RE); system-in-package (SiP);
D O I
10.1109/TCPMT.2023.3311801
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
System-in-package (SiP) is a type of electronic packaging convention that integrates multiple components, such as microprocessors, memory, sensors, and so on, in the form of chiplets into a single unified package. SiP integration, enabled by advanced packaging technologies, is particularly well-suited for mobile devices, wearables, and IoT applications, where space and power constraints are critical. The demand for SiP devices is expected to grow as more applications and industries adopt IoT and connected technologies. The increasing popularity of SiPs also indicates that SiP devices are becoming more attractive targets for attackers who seek to exploit vulnerabilities or steal proprietary information. Intellectual property (IP) piracy and chip counterfeiting powered by reverse engineering (RE) are the biggest threats to fear as we progress toward more advanced packaging technologies. Chiplets are vended in the semiconductor supply chain as off-the-shelf standalone components that can be integrated into larger system-level designs. So, from an attacker's perspective, the crucial challenge in RE an SiP is not concerning the chiplet designs, rather the main target is uncovering the internal structure of the advanced packaging that routes signals away from, toward, and between the chiplets. In this work, we explore some of the popular advanced packaging technologies and propose a set of guidelines for RE SiPs that employ these packaging technologies. We have also exhibited a case study where we used a nondestructive approach to break into an SiP sample to demonstrate the effectiveness of our proposed framework and validate our RE approach.
引用
收藏
页码:1360 / 1370
页数:11
相关论文
共 50 条
  • [11] Interconnect Technologies for System-in-Package Integration
    Timme, Hans-Joerg
    Pressel, Klaus
    Beer, Gottfried
    Bergmann, Robert
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 641 - 646
  • [12] System-in-package (SiP) desion-for higher integration
    Karim, N
    Van Bever, T
    2002 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2002, 4931 : 163 - 168
  • [13] Packaging technology trends and challenges for system-in-package
    Dohya, A
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (12) : 1756 - 1762
  • [14] FMEA of System-in-Package (SiP)-based Tire Pressure Monitoring System
    Sham, Man-Lung
    Lui, Tung-Chin
    Gao, Ziyang
    Chung, Tom
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 28 - 33
  • [15] System design issues for 3D system-in-package (SiP)
    Miettinen, J
    Mäntysalo, M
    Kaija, K
    Ristolainen, EO
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 610 - 615
  • [16] Electrical Design and Characterization of Si Interposer for System-in-Package (SiP)
    Kato, Shinobu
    Tango, Tomoyuki
    Hasegawa, Kiyohisa
    Bhandari, Ramesh K.
    Sakai, Atsushi
    Segawa, Hiroshi
    Kariya, Takashi
    Sudo, Toshio
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1648 - +
  • [17] Exploring the challenges in creating a high-quality mainstream design solution for system-in-package (SiP) design
    McCaffrey, B
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 556 - 561
  • [18] Design and process of 3D MEMS system-in-package (SiP)
    Lau J.H.
    Journal of Microelectronics and Electronic Packaging, 2010, 7 (01): : 10 - 15
  • [19] Recent Progress of Advanced Microwave and System-in-Package Integration Technologies at National Taiwan University
    Wang, Huei
    Wu, Tzong-Lin
    Hsu, Powen
    Wu, Ruey-Beei
    Lin, Kun-You
    Huang, Tain-Wei
    2014 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2014, : 640 - 642
  • [20] The reliability issues on ASIC/memory integration by SiP (System-in-Package) technology
    Song, YH
    Kim, SG
    Rhee, KJ
    Cho, DS
    Kim, TS
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 7 - 10