A Logarithmic Depth Quantum Carry-Lookahead Modulo (2n-1) Adder

被引:1
|
作者
Gaur, Bhaskar [1 ]
Munoz-Coreas, Edgard [2 ]
Thapliyal, Himanshu [1 ]
机构
[1] Univ Tennessee, Knoxville, TN 37996 USA
[2] Univ Tennessee, Denton, TX USA
关键词
quantum adders; modulo addition; noise; carry-lookahead;
D O I
10.1145/3583781.3590205
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
(Q)uantum Computing is making significant advancements toward creating machines capable of implementing quantum algorithms in various fields, such as quantum cryptography, quantum image processing, and optimization. The development of quantum arithmetic circuits for modulo addition is vital for implementing these quantum algorithms. While it is ideal to use quantum circuits based on fault-tolerant gates to overcome noise and decoherence errors, the current Noisy Intermediate Scale Quantum (NISQ) era quantum computers cannot handle the additional computational cost associated with fault-tolerant designs. Our research aims to minimize circuit depth, which can reduce noise and facilitate the implementation of quantum modulo addition circuits on NISQ machines. This work presents quantum carry-lookahead modulo (2n - 1) adder (QCLMA), which is designed to receive two n-bit numbers and perform their addition with an O(log n) depth. Compared to existing work of O(n) depth, our proposed QCLMA reduces the depth and helps increase the noise fidelity. In order to increase error resilience, we also focus on creating a tree structure based Carry path, unlike the chain based Carry path of the currentwork. We run experiments on Quantum Computer IBM Cairo to evaluate the performance of the proposed QCLMA against the existing work and define Quantum State Fidelity Ratio (QSFR) to quantify the closeness of the correct output to the top output. When compared against existing work, the proposed QCLMA achieves a 47.21% increase in QSFR for 4-qubit modulo addition showcasing its superior noise fidelity.
引用
收藏
页码:125 / 130
页数:6
相关论文
共 50 条
  • [41] Modified Booth encoding modulo (2n-1) multipliers
    Li, Lei
    Hu, Jianhao
    Chen, Yiou
    IEICE ELECTRONICS EXPRESS, 2012, 9 (05): : 352 - 358
  • [42] Efficient methods in converting to modulo 2n+1 and 2n-1
    Manochehri, Kooroush
    Pourmozafari, Saadat
    Sadeghian, Babak
    THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 178 - +
  • [43] A new design method to modulo 2n-1 squaring
    Cao, B
    Srikanthan, T
    Chang, CH
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 664 - 667
  • [44] Area-Time-Power Efficient Maximally Redundant Signed-Digit Modulo 2n-1 Adder and Multiplier
    Timarchi, Somayeh
    Akbarzadeh, Negar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (05) : 2138 - 2164
  • [45] VLSI design of diminished-one modulo 2n+1 adder using circular carry selection
    Lin, Su-Hon
    Sheu, Ming-Hwa
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (09) : 897 - 901
  • [46] Design and Simulation of Diminished-One Modulo 2n+1 Adder Using Circular Carry Selection
    Singh, Ruchi
    Mishra, R. A.
    WORLD CONGRESS ON ENGINEERING, WCE 2011, VOL II, 2011, : 1515 - 1518
  • [47] Efficient modulo 2n+1 adder architectures
    Vergos, H. T.
    Efstathiou, C.
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (02) : 149 - 157
  • [48] Fused Modulo 2n-1 Add-Multiply Unit
    Tsoumanis, Kostas
    Pekmestzi, Kiamal
    Efstathiou, Constantinos
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 40 - 43
  • [49] Modulo deflation in (2n+1,2n, 2n-1) converters
    Bi, S
    Wang, W
    Al-Khalili, A
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 429 - 432
  • [50] Efficient new approach for modulo 2n-1 addition in RNS
    Patel, R. A.
    Benaissa, M.
    Boussakta, S.
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (06): : 399 - 405