A Logarithmic Depth Quantum Carry-Lookahead Modulo (2n-1) Adder

被引:1
|
作者
Gaur, Bhaskar [1 ]
Munoz-Coreas, Edgard [2 ]
Thapliyal, Himanshu [1 ]
机构
[1] Univ Tennessee, Knoxville, TN 37996 USA
[2] Univ Tennessee, Denton, TX USA
关键词
quantum adders; modulo addition; noise; carry-lookahead;
D O I
10.1145/3583781.3590205
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
(Q)uantum Computing is making significant advancements toward creating machines capable of implementing quantum algorithms in various fields, such as quantum cryptography, quantum image processing, and optimization. The development of quantum arithmetic circuits for modulo addition is vital for implementing these quantum algorithms. While it is ideal to use quantum circuits based on fault-tolerant gates to overcome noise and decoherence errors, the current Noisy Intermediate Scale Quantum (NISQ) era quantum computers cannot handle the additional computational cost associated with fault-tolerant designs. Our research aims to minimize circuit depth, which can reduce noise and facilitate the implementation of quantum modulo addition circuits on NISQ machines. This work presents quantum carry-lookahead modulo (2n - 1) adder (QCLMA), which is designed to receive two n-bit numbers and perform their addition with an O(log n) depth. Compared to existing work of O(n) depth, our proposed QCLMA reduces the depth and helps increase the noise fidelity. In order to increase error resilience, we also focus on creating a tree structure based Carry path, unlike the chain based Carry path of the currentwork. We run experiments on Quantum Computer IBM Cairo to evaluate the performance of the proposed QCLMA against the existing work and define Quantum State Fidelity Ratio (QSFR) to quantify the closeness of the correct output to the top output. When compared against existing work, the proposed QCLMA achieves a 47.21% increase in QSFR for 4-qubit modulo addition showcasing its superior noise fidelity.
引用
收藏
页码:125 / 130
页数:6
相关论文
共 50 条
  • [31] Modified Booth modulo 2n-1 multipliers
    Efstathiou, C
    Vergos, HT
    Nikolos, D
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (03) : 370 - 374
  • [32] Pipelined carry lookahead adder design in quantum-dot cellular automata
    Cho, Heumpil
    Swartzander, Earl E., Jr.
    2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, 2005, : 1191 - 1195
  • [33] Linear Approximations of Addition Modulo 2n-1
    Zhou, Chunfang
    Feng, Xiutao
    Wu, Chuankun
    FAST SOFTWARE ENCRYPTION (FSE 2011), 2011, 6733 : 359 - 377
  • [34] Area-Power Efficient Modulo 2n-1 and Modulo 2n+1 Multipliers for {2n-1, 2n, 2n+1} Based RNS
    Muralidharan, Ramya
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (10) : 2263 - 2274
  • [35] Residue adder design for the modulo set {2n-1; 2n; 2n+1-1} and its application in DCT architecture for HEVC
    Kopperundevi, P.
    Prakash, M. Surya
    2022 IEEE 3RD INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS, VLSI SATA, 2022,
  • [36] A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems
    Lim, J
    Kim, DG
    Chae, SB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (06) : 898 - 903
  • [37] Novel Optimized Designs of Modulo 2n+1 Adder for Quantum Computing
    Gaur, Bhaskar
    Thapliyal, Himanshu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (09) : 1759 - 1763
  • [38] 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems
    School of Electrical Engineering, Seoul National University, Kwanak-gu, Seoul 151-742, Korea, Republic of
    IEEE J Solid State Circuits, 6 (898-903):
  • [39] Self-Repairing Carry-Lookahead Adder With Hot-Standby Topology Using Fault-Localization and Partial Reconfiguration
    Akbar, Muhammad Ali
    Wang, Bo
    Bermak, Amine
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2022, 3 : 50 - 58
  • [40] On Modulo 2n+1 Adder Design
    Vergos, Haridimos T.
    Dimitrakopoulos, Giorgos
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (02) : 173 - 186