Model Checking for Proving and Improving Fault Tolerance of Satellites

被引:1
|
作者
Kiesbye, Jonis [1 ]
Grover, Kush [2 ]
Kretinsky, Jan [2 ]
机构
[1] Tech Univ Munich, Chair Astronaut, D-85748 Garching, Germany
[2] Tech Univ Munich, Chair Theoret Comp Sci, D-85748 Garching, Germany
关键词
D O I
10.1109/AERO55745.2023.10115801
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Developing the Fault Detection, Isolation & Recovery (FDIR) policy often happens late in the design phase of a spacecraft and might reveal significant gaps in the redundancy concept. We propose a process for continuously analyzing and improving the architecture of a spacecraft throughout the design phase to ensure successful fault isolation and recovery. The systems engineer provides a graph of the system's architecture containing the functional modes, the hardware components, and their dependency on each other as an input and gets back a weakness report listing the gaps in the redundancy concept. Overlaying the sub-graphs for every fault scenario allows us to reason about the feasibility of fault isolation and recovery. The graph is automatically converted to a Markov Decision Process for use with a model checker to generate a control policy for the FDIR process. The model is optimized by pruning inefficient branches with Monte Carlo Tree Search. We export this policy as a decision tree that ensures explainability, fast execution, and low memory requirements during runtime. We also generate C-code for fault isolation and reconfiguration that can be integrated in the FDIR software. The tool was used on system architectures created in the Modular ADCS project which is part of ESA's GSTP program. In this context, it helped to yield an effective redundancy concept with minimum overhead and dramatically reduce the programming effort for FDIR routines. Since we use model checking for the analysis, the designer gains formal verification of the robustness towards faults.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Integrating model checking and theorem proving in a reflective functional language
    Melham, T
    INTEGRATED FORMAL METHODS, PROCEEDINGS, 2004, 2999 : 36 - 39
  • [22] Partial model checking and theorem proving for ensuring security properties
    Martinelli, F
    11TH IEEE COMPUTER SECURITY FOUNDATIONS WORKSHOP - PROCEEDINGS, 1998, : 44 - 52
  • [23] Combination of Model Checking and Theorem Proving to Verify Embedded Software
    XIAO Jian-yu
    2. Institute of Laser and Information
    The Journal of China Universities of Posts and Telecommunications, 2005, (04) : 80 - 84
  • [24] AN EXPERIENCE IN PROVING REGULAR NETWORKS OF PROCESSES BY MODULAR MODEL CHECKING
    HALBWACHS, N
    LAGNIER, F
    RATEL, C
    ACTA INFORMATICA, 1992, 29 (6-7) : 523 - 543
  • [25] Verification of AMBA Using a Combination of Model Checking and Theorem Proving
    Amjad, Hasan
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2006, 145 : 45 - 61
  • [26] Combining theorem proving with model checking through predicate abstraction
    Ray, Sandip
    Sumners, Rob
    IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (02): : 132 - 139
  • [27] Proving ∀μ-calculus properties with SAT-based model checking
    Wang, BY
    FORMAL TECHNIQUES FOR NETWORKED AND DISTRIBUTED SYSTEMS - FORTE 2005, 2005, 3731 : 113 - 127
  • [28] Self-checking and fault tolerance quality assessment using Fault Sampling
    Gonçalves, FM
    Santos, MB
    Teixeira, IC
    Teixeira, JP
    17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 216 - 224
  • [29] Quantitative Analysis of Software Fault-tolerance Design Modes Based on Probabilistic Model Checking
    Shao, Qi
    Chen, Weiwei
    Zeng, Fuping
    Gao, Zhijie
    Duan, Zhiyu
    Lin, Ouya
    2021 21ST INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY COMPANION (QRS-C 2021), 2021, : 152 - 160
  • [30] Improving the fault tolerance of GSM networks
    Chang, MF
    Lin, YB
    Su, SC
    IEEE NETWORK, 1998, 12 (01): : 58 - 63