Integrating model checking and theorem proving in a reflective functional language

被引:0
|
作者
Melham, T [1 ]
机构
[1] Univ Oxford, Comp Lab, Oxford OX1 3QD, England
来源
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Forte is a formal verification system developed by Intel's Strategic CAD Labs for applications in hardware design and verification. Forte integrates model checking and theorem proving within a functional programming language, which both serves as an extensible specification language and allows the system to be scripted and customized. The latest version of this language, called reFL(ect), has quotation and antiquotation constructs that build and decompose expressions in the language itself. This provides combination of pattern-matching and reflection features tailored especially for the Forte approach to verification. This short paper is an abstract of an invited presentation given at the International Conference on Integrated Formal Methods in 2004, in which the philosophy and architecture of the Forte system are described and an account is given of the role of reFLect in the system.
引用
收藏
页码:36 / 39
页数:4
相关论文
共 50 条
  • [1] Integrating model checking and theorem proving for relational reasoning
    Arkoudas, K
    Khurshid, S
    Marinov, D
    Rinard, M
    RELATIONAL AND KLEENE-ALGEBRAIC METHODS IN COMPUTER SCIENCE, 2003, 3051 : 21 - 33
  • [2] A reflective functional language for hardware design and theorem proving
    Grundy, J
    Melham, T
    O'Leary, J
    JOURNAL OF FUNCTIONAL PROGRAMMING, 2006, 16 : 157 - 196
  • [3] Hybrid verification integrating HOL theorem proving with MDG model checking
    Mizouni, Rabeb
    Tahar, Sofiene
    Curzon, Paul
    MICROELECTRONICS JOURNAL, 2006, 37 (11) : 1200 - 1207
  • [4] Hybrid tool integrating HOL theorem proving with MDG model checking
    Mizouni, R
    Tahar, S
    Curzon, P
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 392 - 395
  • [5] Combinations of model checking and theorem proving
    Uribe, TE
    FRONTIERS OF COMBINING SYSTEMS, 2000, 1794 : 151 - 170
  • [6] Divider circuit verification with model checking and theorem proving
    Kaivola, R
    Aagaard, MD
    THEOREM PROVING IN HIGHER ORDER LOGICS, PROCEEDINGS, 2000, 1869 : 338 - 355
  • [7] HVoC: a Hybrid Model Checking - Interactive Theorem Proving Approach for Functional Verification of Digital Circuits
    Mishal Fatima Minhas
    Osman Hasan
    Sa’ed Abed
    Journal of Electronic Testing, 2021, 37 : 561 - 567
  • [8] A lightweight integration of theorem proving and model checking for system verification
    Kong, WQ
    Ogata, K
    Seino, T
    Futatsugi, K
    12th Asia-Pacific Software Engineering Conference, Proceedings, 2005, : 59 - 66
  • [9] Combining theorem proving with model checking through predicate abstraction
    Ray, Sandip
    Sumners, Rob
    IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (02): : 132 - 139
  • [10] Partial model checking and theorem proving for ensuring security properties
    Martinelli, F
    11TH IEEE COMPUTER SECURITY FOUNDATIONS WORKSHOP - PROCEEDINGS, 1998, : 44 - 52