Model Checking for Proving and Improving Fault Tolerance of Satellites

被引:1
|
作者
Kiesbye, Jonis [1 ]
Grover, Kush [2 ]
Kretinsky, Jan [2 ]
机构
[1] Tech Univ Munich, Chair Astronaut, D-85748 Garching, Germany
[2] Tech Univ Munich, Chair Theoret Comp Sci, D-85748 Garching, Germany
关键词
D O I
10.1109/AERO55745.2023.10115801
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Developing the Fault Detection, Isolation & Recovery (FDIR) policy often happens late in the design phase of a spacecraft and might reveal significant gaps in the redundancy concept. We propose a process for continuously analyzing and improving the architecture of a spacecraft throughout the design phase to ensure successful fault isolation and recovery. The systems engineer provides a graph of the system's architecture containing the functional modes, the hardware components, and their dependency on each other as an input and gets back a weakness report listing the gaps in the redundancy concept. Overlaying the sub-graphs for every fault scenario allows us to reason about the feasibility of fault isolation and recovery. The graph is automatically converted to a Markov Decision Process for use with a model checker to generate a control policy for the FDIR process. The model is optimized by pruning inefficient branches with Monte Carlo Tree Search. We export this policy as a decision tree that ensures explainability, fast execution, and low memory requirements during runtime. We also generate C-code for fault isolation and reconfiguration that can be integrated in the FDIR software. The tool was used on system architectures created in the Modular ADCS project which is part of ESA's GSTP program. In this context, it helped to yield an effective redundancy concept with minimum overhead and dramatically reduce the programming effort for FDIR routines. Since we use model checking for the analysis, the designer gains formal verification of the robustness towards faults.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Model checking-based Software-FMEA: Assessment of fault tolerance and error detection mechanisms
    Molnár V.
    Majzik I.
    Periodica polytechnica Electrical engineering and computer science, 2017, 61 (02): : 132 - 150
  • [42] A model checking approach to network fault management
    Hallal, H
    Petrenko, A
    Boroday, S
    Ulrich, A
    8TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XI, PROCEEDINGS: CONTROL, COMMUNICATION AND NETWORK SYSTEMS, TECHNOLOGIES AND APPLICATIONS, 2004, : 284 - 289
  • [43] Improving the fault tolerance of nanometric PLA designs
    Angiolini, Federico
    Ben Jamaa, M. Haykel
    Atienza, David
    Benini, Luca
    De Micheli, Giovanni
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 570 - +
  • [44] Improving the Fault Tolerance in Multistage Interconnection Networks
    Bermudez, Diego
    Villarreal, Jhon
    Herrera, Luis
    OBRAS COLECTIVAS EN CIENCIAS DE LA COMPUTACION, 2018, : 245 - 256
  • [45] A logical fault model for library coherence checking
    Tung, SW
    Jou, JY
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 1998, 14 (03) : 567 - 586
  • [46] Verifying Haskell programs by combining testing, model checking and interactive theorem proving
    Dybjer, P
    Qiao, HY
    Takeyama, M
    INFORMATION AND SOFTWARE TECHNOLOGY, 2004, 46 (15) : 1011 - 1025
  • [47] Formally Analyzing Fault Tolerance in Datapath Designs Using Equivalence Checking
    Behnam, Payman
    Alizadeh, Bijan
    Taheri, Sajjad
    Fujita, Masahiro
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 133 - 138
  • [48] Model Checking the Component-based Protocol Specification for Proving the Design Correctness
    Kaliappan, Prabhu Shankar
    Koenig, Hartmut
    2014 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (IEEE ICCIC), 2014, : 302 - 309
  • [49] Lifted-FL: A pragmatic implementation of combined model checking and theorem proving
    Aagaard, MD
    Jones, RB
    Seger, CJH
    THEOREM PROVING IN HIGHER ORDER LOGICS, PROCEEDINGS, 1999, 1690 : 323 - 340
  • [50] A Case for Multi-level Combination of Theorem Proving and Model Checking Tools
    Seidel, Peter-Michael
    2014 15TH INTERNATIONAL MICROPROCESSOR TEST AND VERIFICATION WORKSHOP (MTV 2014), 2015, : 90 - 97