Optimization of junctionless stacked nanosheet FET - RF stability perspective

被引:2
|
作者
Balasubbareddy, M. [1 ]
Sivasankaran, K. [1 ]
机构
[1] Vellore Inst Technol, Sch Elect Engn, Dept Micro & Nanoelect, Vellore 632014, Tamil Nadu, India
关键词
Junctionless stacked nanosheet FET; RF stability; Transit frequency; Maximum oscillation frequency; Rollet stability factor; GEOMETRY OPTIMIZATION; PERFORMANCE; FINFET; IMPACT; BIAS;
D O I
10.1016/j.mejo.2024.106123
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radio frequency (RF) stability is an indispensable selection component to operate the device in RF range. An unstable device is susceptible to oscillating for any passive termination networks at input/output ports. In this article, the RF stability performance of junctionless stacked nanosheet FET (JL-SNSHFET) is deliberated by investigating the impact of its geometrical parameters, and ambient temperature (TA) on the performance of transit frequency (fT), maximum oscillation frequency (fmax), stability (K), forward current gain (h21) and unilateral gain (U) through extensive technology computer-aided design (TCAD) numerical simulations. It is discerned that the variations in nanosheet width (WNSH), thickness (tNSH), oxide thickness (tox), spacer thickness (tsp), and ambient temperature exert substantial influence on JL-SNSHFET RF stability performance. The increase in WNSH, tNSH, and TA confer the stability of JL-SNSHFET at low frequency due to enhanced effective width. Whereas, the increase in tox and tsp defers the stability of JL-SNSHFET to extended frequency. The proposed optimized device shows an improved fT of 200 GHz and fmax of 467 GHz. It is unconditionally stable for the frequencies above 175 GHz, without any auxiliary network for stabilization. The results presented in this work provide design guidelines for JL-SNSHFET for RF applications.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Development of SiGe Indentation Process Control to Enable Stacked Nanosheet FET Technology
    Kong, Dexin
    Schmidt, Daniel
    Breton, Mary
    de la Pena, Abraham Arceo
    Frougier, Julien
    Greene, Andrew
    Zhang, Jingyun
    Basker, Veeraraghavan
    Loubet, Nicolas
    Ahsan, Ishtiaq
    Cepler, Aron
    Klare, Mark
    Cheng, Marjorie
    Koret, Roy
    Turovets, Igor
    2020 31ST ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2020,
  • [32] A Vertically Stacked Nanosheet Gate-All-Around FET for Biosensing Application
    Li, Cong
    Liu, Feichen
    Han, Ru
    Zhuang, Yiqi
    IEEE ACCESS, 2021, 9 : 63602 - 63610
  • [33] Role of Oxygen Vacancy in the Performance Variability and Lattice Temperature of the Stacked Nanosheet FET
    Shubham, Rajan Kumar
    Pandey, Rajan Kumar
    IEEE ACCESS, 2024, 12 : 162565 - 162580
  • [34] Nanosheet-FET Performance Study for Analog and Digital/RF Applications
    Gowthami, Ummadisetti
    Prakash, Matta Durga
    2024 IEEE APPLIED SENSING CONFERENCE, APSCON, 2024,
  • [35] Optimization of the geometry of a charge plasma double-gate junctionless transistor for improved RF stability
    Adhithan Pon
    Arkaprava Bhattacharyya
    B. Padmanaban
    R. Ramesh
    Journal of Computational Electronics, 2019, 18 : 906 - 917
  • [36] Optimization of the geometry of a charge plasma double-gate junctionless transistor for improved RF stability
    Pon, Adhithan
    Bhattacharyya, Arkaprava
    Padmanaban, B.
    Ramesh, R.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2019, 18 (03) : 906 - 917
  • [37] Study on scalability of hybrid junctionless FinFET and multi-stacked nanowire FET by TCAD simulation
    Lee, ChengKuei
    Yin, Sen
    Zhang, Jinyu
    Wang, Yan
    Yu, Zhiping
    IEICE ELECTRONICS EXPRESS, 2018, 15 (21):
  • [38] Performance of Junctionless and Inversion-Mode Thin-Film Transistors With Stacked Nanosheet Channels
    Lin, Yu-Ru
    Lin, Yu-Hsien
    Chen, Yu-Fang
    Hsu, Ya-Ting
    Chen, Ya-Han
    Huang, Yu-Hsien
    Wu, Yung-Chun
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2020, 19 : 84 - 88
  • [39] Series Resistance Reduction With Linearity Assessment for Vertically Stacked Junctionless Accumulation Mode Nanowire FET
    Bansal, Anil K.
    Kumar, Manoj
    Gupta, Charu
    Hook, Terence B.
    Dixit, Abhisek
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (08) : 3548 - 3554
  • [40] Vertical Dopingless Dual-Gate Junctionless FET for Digital and RF Analog Applications
    Aanchal Garg
    Balraj Singh
    Yashvir Singh
    Silicon, 2024, 16 : 2719 - 2728