Development of SiGe Indentation Process Control to Enable Stacked Nanosheet FET Technology

被引:3
|
作者
Kong, Dexin [1 ]
Schmidt, Daniel [1 ]
Breton, Mary [1 ]
de la Pena, Abraham Arceo [1 ]
Frougier, Julien [1 ]
Greene, Andrew [1 ]
Zhang, Jingyun [1 ]
Basker, Veeraraghavan [1 ]
Loubet, Nicolas [1 ]
Ahsan, Ishtiaq [1 ]
Cepler, Aron [2 ]
Klare, Mark [2 ]
Cheng, Marjorie [2 ]
Koret, Roy [3 ]
Turovets, Igor [3 ]
机构
[1] IBM Res, Albany, NY 12203 USA
[2] Nova Measuring Instruments, Albany, NY USA
[3] Nova Measuring Instruments, Rehovot, Israel
关键词
nanosheet; scatterometry; x-ray fluorescence; metrology; machine learning;
D O I
10.1109/asmc49169.2020.9185226
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The methodology of measuring the lateral etch, or indentation, of SiGe nanosheets by using optical scatterometry, x-ray fluorescence, and machine learning algorithms is presented and discussed. Stacked nanosheet device structures were fabricated with different etch conditions in order to induce variations in the indent. It was found that both scatterometry in conjunction with Spectral Interferometry and novel interpretation algorithms as well as TEM calibrated LE-XRF are suitable techniques to quantify the indent. Machine learning algorithms enabled an additional solution path by combining LE-XRF data with scatterometry spectra therefore avoiding the need for a full optical model.
引用
收藏
页数:5
相关论文
共 42 条
  • [1] Development of SiGe Indentation Process Control for Gate-All-Around FET Technology Enablement
    Schmidt, Daniel
    Cepler, Aron
    Durfee, Curtis
    Pancharatnam, Shanti
    Frougier, Julien
    Breton, Mary
    Greene, Andrew
    Klare, Mark
    Koret, Roy
    Turovets, Igor
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2022, 35 (03) : 412 - 417
  • [2] Impact of Process Variability in Vertically Stacked Junctionless Nanosheet FET
    Li, Ou-wen
    Li, Cong
    Wang, Yun-qi
    Cheng, Shan-lin
    You, Hai-long
    [J]. SILICON, 2023, 15 (06) : 2765 - 2780
  • [3] Impact of Process Variability in Vertically Stacked Junctionless Nanosheet FET
    Ou-wen Li
    Cong Li
    Yun-qi Wang
    Shan-lin Cheng
    Hai-long You
    [J]. Silicon, 2023, 15 : 2765 - 2780
  • [4] Hybrid integrated Si nanosheet GAA-FET and stacked SiGe/Si FinFET using selective channel release strategy
    Zhao, Fei
    Jia, Xiaofeng
    Luo, Huaizhi
    Zhang, Jiayi
    Mao, XiaoTong
    Li, Yan
    Luo, Jun
    Wang, Wenwu
    Li, Yongliang
    [J]. MICROELECTRONIC ENGINEERING, 2023, 275
  • [5] Technology Transfer and Process Development of Danicopan to Enable Process Validation
    Liu, Yangmu Chloe
    Tipparaju, Suresh K.
    Tracey, Michael R.
    Carr, Robert
    Damarancha, Anil
    Hashimoto, Akihiro
    Hubbs, Stephen
    Keyes, Chad
    Lucas, John
    Nandialath, Vidya
    Stevens, Mark
    Thottakara, Mareena
    [J]. ORGANIC PROCESS RESEARCH & DEVELOPMENT, 2024, 28 (07) : 2394 - 2405
  • [6] Superior Interface Trap Variability Immunity of Horizontally Stacked Si Nanosheet FET in Sub-3-nm Technology Node
    Sudarsanan, Akhil
    Badami, Oves
    Nayak, Kaushik
    [J]. 2021 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2021, : 161 - 164
  • [7] Performance Evaluation of Spacer Dielectric Engineered Vertically Stacked Junctionless Nanosheet FET for Sub-5 nm Technology Node
    Valasa, Sresta
    Tayal, Shubham
    Thoutam, Laxman Raju
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (09)
  • [8] Process-induced uniaxial strain in Nanosheet-FET based CMOS technology - Is it still beneficial
    Kaur, Ramandeep
    Mohapatra, Nihar R.
    [J]. 2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [9] Spectroscopic ellipsometry for in-line process control of SiGe:C HBT technology
    Fursenko, O
    Bauer, J
    Zaumseil, P
    Krüger, D
    Goryachko, A
    Yamamoto, Y
    Köpke, K
    Tillack, B
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2005, 8 (1-3) : 273 - 278
  • [10] Development of 3D-packaging process technology for stacked memory chips
    Mitsuhashi, Toshiro
    Egawa, Yoshimi
    Kato, Osamu
    Saeki, Yoshihiro
    Kikuchi, Hidekazu
    Uchiyama, Shiro
    Shibata, Kayoko
    Yamada, Junji
    Ishino, Masakazu
    Ikeda, Hiroaki
    Takahashi, Nobuaki
    Kurita, Yoichiro
    Komuro, Masahiro
    Matsui, Satoshi
    Kawano, Masaya
    [J]. ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 155 - +