Optimization of junctionless stacked nanosheet FET - RF stability perspective

被引:2
|
作者
Balasubbareddy, M. [1 ]
Sivasankaran, K. [1 ]
机构
[1] Vellore Inst Technol, Sch Elect Engn, Dept Micro & Nanoelect, Vellore 632014, Tamil Nadu, India
关键词
Junctionless stacked nanosheet FET; RF stability; Transit frequency; Maximum oscillation frequency; Rollet stability factor; GEOMETRY OPTIMIZATION; PERFORMANCE; FINFET; IMPACT; BIAS;
D O I
10.1016/j.mejo.2024.106123
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radio frequency (RF) stability is an indispensable selection component to operate the device in RF range. An unstable device is susceptible to oscillating for any passive termination networks at input/output ports. In this article, the RF stability performance of junctionless stacked nanosheet FET (JL-SNSHFET) is deliberated by investigating the impact of its geometrical parameters, and ambient temperature (TA) on the performance of transit frequency (fT), maximum oscillation frequency (fmax), stability (K), forward current gain (h21) and unilateral gain (U) through extensive technology computer-aided design (TCAD) numerical simulations. It is discerned that the variations in nanosheet width (WNSH), thickness (tNSH), oxide thickness (tox), spacer thickness (tsp), and ambient temperature exert substantial influence on JL-SNSHFET RF stability performance. The increase in WNSH, tNSH, and TA confer the stability of JL-SNSHFET at low frequency due to enhanced effective width. Whereas, the increase in tox and tsp defers the stability of JL-SNSHFET to extended frequency. The proposed optimized device shows an improved fT of 200 GHz and fmax of 467 GHz. It is unconditionally stable for the frequencies above 175 GHz, without any auxiliary network for stabilization. The results presented in this work provide design guidelines for JL-SNSHFET for RF applications.
引用
收藏
页数:10
相关论文
共 50 条
  • [11] Design and Temperature Assessment of Junctionless Nanosheet FET for Nanoscale Applications
    V. Bharath Sreenivasulu
    Vadthiya Narendar
    Silicon, 2022, 14 : 3823 - 3834
  • [12] Design and Temperature Assessment of Junctionless Nanosheet FET for Nanoscale Applications
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    SILICON, 2022, 14 (08) : 3823 - 3834
  • [13] Performance Evaluation of Spacer Dielectric Engineered Vertically Stacked Junctionless Nanosheet FET for Sub-5 nm Technology Node
    Valasa, Sresta
    Tayal, Shubham
    Thoutam, Laxman Raju
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (09)
  • [14] Performance Comparison of Junctionless FinFET with Nanosheet FET and Device Design Guidelines
    Saini, Sonia
    Saini, Gaurav
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2024, 62 (06) : 490 - 502
  • [15] Optimization of gate-stack in junctionless Si-nanotube FET for analog/RF applications
    Tayal, Shubham
    Nandi, Ashutosh
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2018, 80 : 63 - 67
  • [16] RF Performance of Stacked Si Nanosheet nFETs
    Lin, Hsin-Cheng
    Chou, Tao
    Chung, Chia-Che
    Tsen, Chia-Jung
    Huang, Bo-Wei
    Liu, C. W.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (10) : 5277 - 5283
  • [17] Design insights into a junctionless nanosheet FET (JL-NSFET) for switching and Analog/RF applications: Device to circuit level assessment
    Bheemudu, Vadthya
    Vaithiyanathan, Dhandapani
    Kaur, Baljit
    MICROELECTRONICS JOURNAL, 2024, 149
  • [18] Vertically Stacked Nanosheet Number Optimization Strategy for Complementary FET (CFET) Scaling Beyond 2 nm
    Li, Shixin
    Luo, Yanna
    Xu, Haoqing
    Huo, Jiali
    Di, Zhaohai
    Li, Yongliang
    Zhang, Qingzhu
    Yin, Huaxiang
    Wu, Zhenhua
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6118 - 6124
  • [19] A Comprehensive Investigation of Vertically Stacked Silicon Nanosheet Field Effect Transistors: an Analog/RF Perspective
    Shubham Tayal
    J. Ajayan
    L. M. I. Leo Joseph
    J. Tarunkumar
    D. Nirmal
    Biswajit Jena
    Ashutosh Nandi
    Silicon, 2022, 14 : 3543 - 3550
  • [20] A Comprehensive Investigation of Vertically Stacked Silicon Nanosheet Field Effect Transistors: an Analog/RF Perspective
    Tayal, Shubham
    Ajayan, J.
    Joseph, L. M. I. Leo
    Tarunkumar, J.
    Nirmal, D.
    Jena, Biswajit
    Nandi, Ashutosh
    SILICON, 2022, 14 (07) : 3543 - 3550