Optimization of junctionless stacked nanosheet FET - RF stability perspective

被引:2
|
作者
Balasubbareddy, M. [1 ]
Sivasankaran, K. [1 ]
机构
[1] Vellore Inst Technol, Sch Elect Engn, Dept Micro & Nanoelect, Vellore 632014, Tamil Nadu, India
关键词
Junctionless stacked nanosheet FET; RF stability; Transit frequency; Maximum oscillation frequency; Rollet stability factor; GEOMETRY OPTIMIZATION; PERFORMANCE; FINFET; IMPACT; BIAS;
D O I
10.1016/j.mejo.2024.106123
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radio frequency (RF) stability is an indispensable selection component to operate the device in RF range. An unstable device is susceptible to oscillating for any passive termination networks at input/output ports. In this article, the RF stability performance of junctionless stacked nanosheet FET (JL-SNSHFET) is deliberated by investigating the impact of its geometrical parameters, and ambient temperature (TA) on the performance of transit frequency (fT), maximum oscillation frequency (fmax), stability (K), forward current gain (h21) and unilateral gain (U) through extensive technology computer-aided design (TCAD) numerical simulations. It is discerned that the variations in nanosheet width (WNSH), thickness (tNSH), oxide thickness (tox), spacer thickness (tsp), and ambient temperature exert substantial influence on JL-SNSHFET RF stability performance. The increase in WNSH, tNSH, and TA confer the stability of JL-SNSHFET at low frequency due to enhanced effective width. Whereas, the increase in tox and tsp defers the stability of JL-SNSHFET to extended frequency. The proposed optimized device shows an improved fT of 200 GHz and fmax of 467 GHz. It is unconditionally stable for the frequencies above 175 GHz, without any auxiliary network for stabilization. The results presented in this work provide design guidelines for JL-SNSHFET for RF applications.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] Study of temperature effect on junctionless Si nanotube FET concerning analog/RF performance
    Tayal, Shubham
    Nandi, Ashutosh
    CRYOGENICS, 2018, 92 : 71 - 75
  • [42] Vertical Dopingless Dual-Gate Junctionless FET for Digital and RF Analog Applications
    Garg, Aanchal
    Singh, Balraj
    Singh, Yashvir
    SILICON, 2024, 16 (06) : 2719 - 2728
  • [43] A new trench double gate junctionless FET: A device for switching and analog/RF applications
    Garg, Aanchal
    Singh, Balraj
    Singh, Yashvir
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 118
  • [44] Investigation of spacer-engineered stacked nanosheet tunnel FET with varying design attributes
    Jain, Garima
    Sawhney, Ravinder Singh
    Kumar, Ravinder
    PHYSICA SCRIPTA, 2024, 99 (04)
  • [45] Peculiar Current Instabilities & Failure Mechanism in Vertically Stacked Nanosheet ggN-FET
    Monishmurali, M.
    Shrivastava, Mayank
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [46] TCAD-Based RF performance prediction and process optimization of 3D monolithically stacked complementary FET
    Chang, Shu-Wei
    Chou, Jia-Hon
    Lee, Wen-Hsi
    Lee, Yao-Jen
    Lu, Darsen D.
    SOLID-STATE ELECTRONICS, 2023, 201
  • [47] Fabrication of Vertically Stacked Nanosheet Junctionless Field-Effect Transistors and Applications for the CMOS and CFET Inverters
    Sung, Po-Jung
    Chang, Shu-Wei
    Kao, Kuo-Hsing
    Wu, Chien-Ting
    Su, Chun-Jung
    Cho, Ta-Chun
    Hsueh, Fu-Kuo
    Lee, Wen-Hsi
    Lee, Yao-Jen
    Chao, Tien-Sheng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (09) : 3504 - 3509
  • [48] Performance Comparison of Nanosheet FET, CombFET, and TreeFET: Device and Circuit Perspective
    Kumari, Neelam Aruna
    Sreenivasulu, V. Bharath
    Vijayvargiya, Vikas
    Upadhyay, Abhishek Kumar
    Ajayan, J.
    Uma, M.
    IEEE ACCESS, 2024, 12 : 9563 - 9571
  • [49] Performance Comparison of Nanosheet FET, CombFET, and TreeFET: Device and Circuit Perspective
    Kumari, Neelam Aruna
    Sreenivasulu, V. Bharath
    Vijayvargiya, Vikas
    Upadhyay, Abhishek Kumar
    Ajayan, J.
    Uma, M.
    IEEE Access, 2024, 12 : 9563 - 9571
  • [50] Optimization of Stacked Nanoplate FET for 3-nm Node
    Kim, Hyunsuk
    Son, Dokyun
    Myeong, Ilho
    Park, Jaeyeol
    Kang, Myounggon
    Jeon, Jongwook
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1537 - 1541