ANAS: Asynchronous Neuromorphic Hardware Architecture Search Based on a System-Level Simulator

被引：1
|
作者：
Zhang, Jian [1 ]
Zhang, Jilin [1 ]
Huo, Dexuan [1 ]
Chen, Hong [1 ]
机构：
[1] Tsinghua Univ, Sch Integrated Circuits, Beijing, Peoples R China
来源：
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC | 2023年
基金：
中国国家自然科学基金;
关键词：
Neuromorphic Hardware; Architecture Search; System-Level Simulator; Asynchronous Circuit;
D O I：
10.1109/DAC56929.2023.10247850
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Event-driven asynchronous neuromorphic hardware is emerging for edge computing with high energy efficiency. In order to obtain the architecture with the best hardware performance, we need to search both the numerical and non-numerical design space of asynchronous neuromorphic hardware. However, it is challenging to find an optimal hardware architecture from the non-numerical design space. To address this problem, we propose an asynchronous neuromorphic hardware architecture search (ANAS) method, which uses an evolutionary algorithm to optimize both the numerical and non-numerical design space. Besides, we introduce a configurable asynchronous neuromorphic hardware simulator (CanMore) to offer system-level modeling and performance estimation. Experimental results show that ANAS rivals the best human-designed architecture by 7 x EDP reduction, and offers 2.3 x EDP reduction than the methods that only optimize numerical design space.
引用
收藏
页数：6
相关论文
共 50 条
  • [31] INTEGRATING SDL AND VHDL FOR SYSTEM-LEVEL HARDWARE DESIGN
    GLUNZ, W
    KRUSE, T
    ROSSEL, T
    MONJAU, D
    COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 187 - 204
  • [32] System-level middleware for embedded hardware and software communication
    Rincon, Fernando
    Barba, Jesus
    Moya, Francisco
    Villanueva, Felix J.
    Villa, David
    Dondo, Julio
    Carlos Lopez, Juan
    PROCEEDINGS OF THE FIFTH WORKSHOP ON INTELLIGENT SOLUTIONS IN EMBEDDED SYSTEMS, 2007, : 131 - 142
  • [33] System-Level Security for Network Processors with Hardware Monitors
    Hu, Kekai
    Wolf, Tilman
    Teixeira, Thiago
    Tessier, Russell
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [34] System-level metrics for hardware/software architectural mapping
    Ferrandi, F
    Lanzi, P
    Sciuto, D
    Tanelli, M
    DELTA 2004: SECOND IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST APPLICATIONS, PROCEEDINGS, 2004, : 231 - 236
  • [35] MoDe: A method for system-level architecture evaluation
    Romberg, J
    Slotosch, O
    Hahn, G
    FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2003, : 13 - 23
  • [36] System-level attacks against android by exploiting asynchronous programming
    Ting Chen
    Xiaoqi Li
    Xiapu Luo
    Xiaosong Zhang
    Software Quality Journal, 2018, 26 : 1037 - 1062
  • [37] System-level attacks against android by exploiting asynchronous programming
    Chen, Ting
    Li, Xiaoqi
    Luo, Xiapu
    Zhang, Xiaosong
    SOFTWARE QUALITY JOURNAL, 2018, 26 (03) : 1037 - 1062
  • [38] 1xEV-DO system-level simulator based on measured link-level data
    Baek, SY
    Jung, BC
    Moon, SH
    Chung, JH
    Jung, CY
    Sung, DK
    Cho, HU
    Cheong, JM
    VTC2004-FALL: 2004 IEEE 60TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-7: WIRELESS TECHNOLOGIES FOR GLOBAL SECURITY, 2004, : 4486 - 4490
  • [39] The Extended Vienna System-Level Simulator for Reconfigurable Intelligent Surfaces
    Hao, Le
    Schwarz, Stefan
    Rupp, Markus
    2023 JOINT EUROPEAN CONFERENCE ON NETWORKS AND COMMUNICATIONS & 6G SUMMIT, EUCNC/6G SUMMIT, 2023, : 1 - 6
  • [40] An operational semantics of an event-driven system-level simulator
    Peng, Xiaoqing
    Zhu, Huibiao
    He, Jifeng
    Jin, Naiyong
    30TH ANNUAL IEEE/NASA SOFTWARE ENGINEERING WORKSHOP, PROCEEDINGS, 2006, : 190 - 200
12345