ANAS: Asynchronous Neuromorphic Hardware Architecture Search Based on a System-Level Simulator

被引:1
|
作者
Zhang, Jian [1 ]
Zhang, Jilin [1 ]
Huo, Dexuan [1 ]
Chen, Hong [1 ]
机构
[1] Tsinghua Univ, Sch Integrated Circuits, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
Neuromorphic Hardware; Architecture Search; System-Level Simulator; Asynchronous Circuit;
D O I
10.1109/DAC56929.2023.10247850
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Event-driven asynchronous neuromorphic hardware is emerging for edge computing with high energy efficiency. In order to obtain the architecture with the best hardware performance, we need to search both the numerical and non-numerical design space of asynchronous neuromorphic hardware. However, it is challenging to find an optimal hardware architecture from the non-numerical design space. To address this problem, we propose an asynchronous neuromorphic hardware architecture search (ANAS) method, which uses an evolutionary algorithm to optimize both the numerical and non-numerical design space. Besides, we introduce a configurable asynchronous neuromorphic hardware simulator (CanMore) to offer system-level modeling and performance estimation. Experimental results show that ANAS rivals the best human-designed architecture by 7 x EDP reduction, and offers 2.3 x EDP reduction than the methods that only optimize numerical design space.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Link and System-Level NOMA Simulator: The Reproducibility of Research
    Khan, Arsla
    Usman, Muhammad Arslan
    Usman, Muhammad Rehan
    Ahmad, Muneeb
    Shin, Soo-Young
    ELECTRONICS, 2021, 10 (19)
  • [22] An Open Source and System-Level Simulator for the Internet of Drones
    Grieco, Giovanni
    Artuso, Roberto
    Boccadoro, Pietro
    Piro, Giuseppe
    Grieco, Luigi Alfredo
    2019 IEEE 30TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS (IEEE PIMRC WORKSHOPS), 2019,
  • [23] SYSTEM-LEVEL SIMULATOR OF RADIO COMMUNICATION IN THE EHF BAND
    Golovins, Eugene
    Sinha, Saurabh
    2012 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1 AND 2, 2012, 2 : 221 - 224
  • [24] Wideband System-Level Simulator for Passive UHF RFID
    Arnitz, Daniel
    Muehlmann, Ulrich
    Gigl, Thomas
    Witrisal, Klaus
    IEEE RFID: 2009 IEEE INTERNATIONAL CONFERENCE ON RFID, 2009, : 28 - +
  • [25] Modular System-Level Simulator Concept for OFDMA Systems
    Fernekess, Andreas
    Klein, Anja
    Wegmann, Bernhard
    Dietrich, Karl
    IEEE COMMUNICATIONS MAGAZINE, 2009, 47 (03) : 150 - 156
  • [26] System-Level Validation of an Electric Bus Fleet Simulator
    Anttila, Joel
    Todorov, Yancho
    Ranta, Mikaela
    Pihlatie, Mikko
    2019 IEEE VEHICLE POWER AND PROPULSION CONFERENCE (VPPC), 2019,
  • [27] A System-Level Thermal Simulator with Automatic Meshing Techniques
    Wang, Jui-Hung
    Lee, Yu-Min
    Hsiao, Hsuan-Hsuan
    Cheng, Liang-Chia
    PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018), 2018, : 984 - 991
  • [28] Hardware-Based Event Stream Ordering for System-Level Observation Framework
    Lee, Jong Chul
    Vance, Jovan
    Lysecky, Roman
    IEEE EMBEDDED SYSTEMS LETTERS, 2014, 6 (04) : 81 - 84
  • [29] An MLIR-based Compiler Flow for System-Level Design and Hardware Acceleration
    Agostini, Nicolas Bohm
    Curzel, Serena
    Amatya, Vinay
    Tan, Cheng
    Minutoli, Marco
    Castellana, Vito Giovanni
    Manzano, Joseph
    Kaeli, David
    Tumeo, Antonino
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [30] Automatic Integration of Hardware Descriptions into System-Level Models
    Goergen, Ralph
    Oetjens, Jan-Hendrik
    Nebel, Wolfgang
    2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 105 - 110