MoDe: A method for system-level architecture evaluation

被引:0
|
作者
Romberg, J [1 ]
Slotosch, O [1 ]
Hahn, G [1 ]
机构
[1] Tech Univ Munich, D-85748 Garching, Germany
关键词
D O I
10.1109/MEMCOD.2003.1210082
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
System-level design methodologies for embedded HW/SW systems face several challenges: In order to be susceptible to systematic formal analysis based on state-space exploration, a modelling notation with a simple formal semantics is desired. Architecture-level engineering practice demands notations which concentrate on certain aspects of system functionality, while other aspects (such as communication and scheduling) are implicitly encoded in the language semantics, and realized using HW/SW components such as operating systems and protocol stacks. We describe a system-level design methodology targeted for automotive control applications. Models in a simple graphical component-based input language are compiled into complex system models incorporating abstractions for hardware, operating systems, and inter-processor communication. System models are based on the synchronous AutoFocus notation and are used as a basis for formal analysis such as systematic worst-case response time analysis. The paper describes a reference architecture for implementation, the MoDe design notation, and the translation to system models along with an outlook giving a perspective for analysis.
引用
收藏
页码:13 / 23
页数:11
相关论文
共 50 条
  • [1] A practical method for system-level bus architecture validation
    Takemura, K
    Mizuno, M
    Motohara, A
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (12) : 2439 - 2445
  • [2] A System-Level Stochastic Circuit Generator for FPGA Architecture Evaluation
    Mark, Cindy
    Shui, Ava
    Wilton, Steve
    [J]. PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 25 - 32
  • [3] Architecture-level performance estimation method based on system-level profiling
    Ueda, K
    Sakanushi, K
    Takeuchi, Y
    Imai, M
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01): : 12 - 19
  • [4] The Component-level and System-level Satellite Power System Health State Evaluation Method
    Fang, Hongzheng
    Shi, Hui
    Xiong, Yi
    Li, Rui
    Wang, Ping
    [J]. PROCEEDINGS OF 2014 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-2014 HUNAN), 2014, : 683 - 688
  • [5] System-level performance evaluation of winner system
    Safjan, Krystian
    Oszmianski, Jakub
    Bohdanowicz, Adrian
    Doettling, Martin
    [J]. 2008 INTERNATIONAL ITG WORKSHOP ON SMART ANTENNAS, 2008, : 241 - +
  • [6] A New Method of System-level EMC Evaluation Based on Deep Learning
    Wang, Yumei
    Li, Changhao
    Shan, Hanyu
    Zhang, Dawei
    Jiang, Tao
    [J]. 2019 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM - FALL (PIERS - FALL), 2019, : 2276 - 2281
  • [7] System-level power evaluation metrics
    Fornaciari, W
    Gubian, P
    Sciuto, D
    Silvano, C
    [J]. SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 323 - 330
  • [8] System-level Analysis and Evaluation of SF-DC Transmit Mode in HSPA plus System
    Zhang, Chi
    Chang, Yongyu
    Liu, Shuhui
    Yang, Dacheng
    [J]. 2012 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), 2012, : 1185 - 1190
  • [9] Towards an Embodied System-Level Architecture for Mobile Robots
    McGinn, Conor
    Cullinan, Michael Francis
    Walsh, George
    Donavan, Cian
    Kelly, Kevin
    [J]. PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON ADVANCED ROBOTICS (ICAR), 2015, : 536 - 542
  • [10] System-level computer architecture simulation: An experiment report
    Arya, S
    Vlaovic, S
    [J]. 1977 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1997, : 284 - 290