A Novel Structure Between WL Spaces to Improve the Retention Characteristics in 3D NAND Flash

被引:1
|
作者
Suh, Yunejae [1 ,2 ]
Kyung, Hyewon [1 ,3 ]
Jung, Youngho [4 ]
Kang, Daewoong [1 ]
机构
[1] Seoul Natl Univ, Dept Next Generat Semicond Convergence & Open Shar, Seoul 08826, South Korea
[2] Soongsil Univ, Dept Elect Engn, Seoul 06978, South Korea
[3] Chung Ang Univ, Sch Elect & Elect Engn, Seoul 06974, South Korea
[4] Daegu Univ, Dept Elect & Elect Engn, Gyongsan 38453, Gyeongsangbuk D, South Korea
关键词
3D NAND; lateral charge spreading; charge trap layer; intercell CTL thickness; ISPP slope; cell current; dielectric constant; screen effect; RELIABILITY; MEMORY; 2D;
D O I
10.1109/ACCESS.2024.3358331
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As NAND flash evolved from two-dimensional (2D) to three-dimensional (3D), all cells have been changed to share a charge trap layer (CTL). This change has a lateral charge spreading effect, which is the trapped charge spreading laterally. This lateral charge spreading effect causes a major problem in NAND flash reliability. In this study, we introduce a new structure that can improve lateral charge spreading by defining a new parameter called 'intercell CTL thickness' and modifying the CTL structure in the WL spaces. When the intercell CTL thickness decreases, the ISPP slope remains relatively constant up to a certain thickness, indicating that program efficiency does not decrease until that critical point. However, as the intercell CTL thickness decreases, the current also decreases, which can be explained by the screen effect and dielectric constant reduction. As for the thickness of the CTL, which is the trap nitride thickness, it decreases while the oxide thickness increases. As a result, it causes a decrease in the total dielectric constant, resulting a decrease in cell current. In addition, as the physical CTL thickness decreases, more charges will be trapped in the same V-TH condition. More charges strengthen the screen effect on the electric field, causing a decrease in cell current. In this study, we will discuss the retention characteristics of this novel structure, investigate the window characteristics between lateral charge spreading with cell current, and propose the optimal point.
引用
收藏
页码:15050 / 15055
页数:6
相关论文
共 50 条
  • [41] Enhancement of the Electrical Characteristics for 3D NAND Flash Memory Devices Due to a Modified Cell Structure in the Gate Region
    Lee, Yeon Gyu
    Jung, Hyun Soo
    Kim, Tae Whan
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6148 - 6151
  • [42] Investigation of Retention Noise for 3-D TLC NAND Flash Memory
    Wang, Kunliang
    Du, Gang
    Lun, Zhiyuan
    Liu, Xiaoyan
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 150 - 157
  • [43] A Review of Program disturb of 3D NAND Flash Memory
    Lou, Bojie
    Liu, Qihao
    Zeng, Zhaogui
    Zhou, Yongwang
    Zhong, Ji
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [44] Optimization of Performance and Reliability in 3D NAND Flash Memory
    Ouyang, Yingjie
    Xia, Zhiliang
    Yang, Tao
    Shi, Dandan
    Zhou, Wenxi
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (06) : 840 - 843
  • [45] Trends and Future Challenges of 3D NAND Flash Memory
    Shim, Sun Il
    Jang, Jaehoon
    Song, Jaihyuk
    2023 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2023, : 9 - 12
  • [46] Improvement of warpage and leakage for 3D NAND flash memory
    Zhang, Kun
    Zhou, Wenxi
    Li, Tuo
    Wang, Sicong
    Cheng, Xiaomin
    Xia, Zhiliang
    Miao, Xiangshui
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2024, 176
  • [47] Analysis of HBM Failure in 3D NAND Flash Memory
    Song, Biruo
    Li, Zhiguo
    Wang, Xin
    Fu, Xiang
    Liu, Fei
    Jin, Lei
    Huo, Zongliang
    ELECTRONICS, 2022, 11 (06)
  • [48] WAFER THINNING AND DICING TECHNOLOGY FOR 3D NAND FLASH
    Ma, Qian
    Lin, Jiantao
    Liu, Hao
    van Borkulo, Jeroen
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [49] Investigation of Inhibited String Characteristics According to Dimple Structures in 3D NAND Flash Memory
    Park, Jesun
    Kang, Myounggon
    IEEE ELECTRON DEVICE LETTERS, 2025, 46 (03) : 409 - 411
  • [50] TCAD Simulation of Data Retention Characteristics of Charge Trap Device for 3-D NAND Flash Memory
    Oh, Dongyean
    Lee, Bonghoon
    Kwon, Eunmee
    Kim, Sangyong
    Cho, Gyuseog
    Park, Sungkye
    Lee, Seokkiu
    Hong, Sungjoo
    2015 IEEE 7TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2015, : 113 - 116