A Novel Structure Between WL Spaces to Improve the Retention Characteristics in 3D NAND Flash

被引:1
|
作者
Suh, Yunejae [1 ,2 ]
Kyung, Hyewon [1 ,3 ]
Jung, Youngho [4 ]
Kang, Daewoong [1 ]
机构
[1] Seoul Natl Univ, Dept Next Generat Semicond Convergence & Open Shar, Seoul 08826, South Korea
[2] Soongsil Univ, Dept Elect Engn, Seoul 06978, South Korea
[3] Chung Ang Univ, Sch Elect & Elect Engn, Seoul 06974, South Korea
[4] Daegu Univ, Dept Elect & Elect Engn, Gyongsan 38453, Gyeongsangbuk D, South Korea
关键词
3D NAND; lateral charge spreading; charge trap layer; intercell CTL thickness; ISPP slope; cell current; dielectric constant; screen effect; RELIABILITY; MEMORY; 2D;
D O I
10.1109/ACCESS.2024.3358331
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As NAND flash evolved from two-dimensional (2D) to three-dimensional (3D), all cells have been changed to share a charge trap layer (CTL). This change has a lateral charge spreading effect, which is the trapped charge spreading laterally. This lateral charge spreading effect causes a major problem in NAND flash reliability. In this study, we introduce a new structure that can improve lateral charge spreading by defining a new parameter called 'intercell CTL thickness' and modifying the CTL structure in the WL spaces. When the intercell CTL thickness decreases, the ISPP slope remains relatively constant up to a certain thickness, indicating that program efficiency does not decrease until that critical point. However, as the intercell CTL thickness decreases, the current also decreases, which can be explained by the screen effect and dielectric constant reduction. As for the thickness of the CTL, which is the trap nitride thickness, it decreases while the oxide thickness increases. As a result, it causes a decrease in the total dielectric constant, resulting a decrease in cell current. In addition, as the physical CTL thickness decreases, more charges will be trapped in the same V-TH condition. More charges strengthen the screen effect on the electric field, causing a decrease in cell current. In this study, we will discuss the retention characteristics of this novel structure, investigate the window characteristics between lateral charge spreading with cell current, and propose the optimal point.
引用
收藏
页码:15050 / 15055
页数:6
相关论文
共 50 条
  • [21] Efficient Data Recovery Technique for 3D TLC NAND Flash Memory based on WL Interference
    Yang, Liu
    Wang, Qi
    Li, Qianhui
    Yu, Xiaolei
    He, Jing
    Huo, Zongliang
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [22] 3D stacked NAND flash memories
    Micheloni, Rino
    Crippa, Luca
    3D Flash Memories, 2016, : 63 - 83
  • [23] 3D RRAM DESIGN AND BENCHMARK WITH 3D NAND FLASH
    Chen, Pai-Yu
    Xu, Cong
    Xie, Yuan
    Yu, Shimeng
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [24] Impact of etch angles on cell characteristics in 3D NAND flash memory
    Oh, Young-Taek
    Kim, Kyu-Beom
    Shin, Sang-Hoon
    Sim, Hahng
    Toan, Nguyen Van
    Ono, Takahito
    Song, Yun-Heub
    MICROELECTRONICS JOURNAL, 2018, 79 : 1 - 6
  • [25] A Behavioral Compact Model for Static Characteristics of 3D NAND Flash Memory
    Sahay, Shubham
    Strukov, Dmitri
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 558 - 561
  • [26] Temperature-induced Instability of Retention Characteristics in 3-D NAND Flash Memory
    An, Ukju
    Yoon, Gilsang
    Go, Donghyun
    Park, Jounghun
    Kim, Donghwi
    Kim, Jongwoo
    Lee, Jeong-Soo
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [27] Adaptive Pulse Program Scheme to Improve the Vth Distribution for 3D NAND Flash
    Li, Shuang
    Du, Zhichao
    Wang, Yu
    Liu, Fei
    Wang, Qi
    Huo, Zongliang
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [28] Study of Intercell Trapped Charge for Data Retention Improvement in 3D NAND Flash Memory
    Zhang, Jinghan
    Tian, Xuan
    Yang, Sinan
    Li, Liang
    Li, Ming
    Gao, Liming
    2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
  • [29] A Physics-based Quasi-2D Model to Understand the Wordline (WL) Interference Effects of Junction-Free Structure of 3D NAND and Experimental Study in a 3D NAND Flash Test Chip
    Chen, Wei-Chen
    Lue, Hang-Ting
    Hsieh, Chih-Chang
    Lee, Yung-Chun
    Du, Pei-Ying
    Hsu, Tzu-Hsuan
    Chang, Kuo-Pin
    Wang, Keh-Chung
    Lu, Chih-Yuan
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [30] A Novel Structure to Improve the Erase Speed in 3D NAND Flash Memory to Which a Cell-On-Peri (COP) Structure and a Ferroelectric Memory Device Are Applied
    Choi, Seonjun
    Jeong, Jae Kyeong
    Kang, Myounggon
    Song, Yun-heub
    ELECTRONICS, 2022, 11 (13)