DESIGN AND IMPLEMENTATION OF MULTILEVEL INVERTER TOPOLOGY WITH REDUCED SWITCHING COMPONENTS

被引:0
|
作者
Velayutham, Jayakumar [1 ]
Ramasamy, Karthikeyan [1 ]
机构
[1] M Kumarasamy Coll Engn, Dept Elect & Elect Engn, Karur 639113, India
来源
关键词
multilevel inverter; pulse width modulation; level number per switch ratio; component per level factor; total harmonic distortion; INTEGRATION; CONVERTER; NUMBER;
D O I
10.7546/CRABS.2024.01.11
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Multilevel inverters play a vital role in renewable energy applications. In this paper we designed a new MLI topology for various renewable energy sources application with fewer switches using the multiple pulse width modulation technique. H -Bridge MLI topology is designed and implemented in an asymmetrical configuration. The equal amplitude of DC sources is symmetric, and unequal amplitude DC sources are used asymmetrically. On operating the MLI in an asymmetric design with four voltage sources, eight switches and 15 -level output is produced, while in symmetric mode 9 -level output is produced. The low -frequency modulation scheme is applied with a designed switching pattern where the switching period is pre -determined. The proposed topology is designed with reduced switches, minimal total harmonic distortion (THD) and the results are compared with conventional multilevel inverter topologies. The proposed MLI topology performance is validated and verified with number of switches and voltage levels and mainly LSR & CLF. Fifteen -level MLI operation is also simulated using MATLAB platform for experimental validation. The results produced by proposed topology are found to be encouraging and superior than any other conventional topology.
引用
收藏
页码:91 / 100
页数:10
相关论文
共 50 条
  • [21] Implementation of a Novel Multilevel Inverter Topology With Minimal Components-An Experimental Study
    Sirohi, Vijay
    Saggu, Tejinder Singh
    Kumar, Jagdish
    Gill, Bob
    IEEE CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2024, 47 (01): : 7 - 14
  • [22] Design and Implementation of Seventeen Level Inverter With Reduced Components
    Dhanamjayulu, C.
    Prasad, Devalraju
    Padmanaban, Sanjeevikumar
    Maroti, Pandav Kiran
    Holm-Nielsen, Jens Bo
    Blaabjerg, Frede
    IEEE ACCESS, 2021, 9 : 16746 - 16760
  • [23] Multilevel Inverter Topology for Switching Loss Reduction
    Sugimoto, Tomoya
    Nozaki, Takahiro
    Murakami, Toshiyuki
    IECON 2018 - 44TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2018, : 1345 - 1350
  • [24] Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topology
    Mokhberdoran, Ataollah
    Ajami, Ali
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) : 6712 - 6724
  • [25] A New Switch Capacitor Multilevel Inverter With Partial Charging Switching And Reduced Components
    Sabour, Shahin
    Nazarpour, Daryoush
    Mahzouni-Sani, Mahdi
    2019 10TH INTERNATIONAL POWER ELECTRONICS, DRIVE SYSTEMS AND TECHNOLOGIES CONFERENCE (PEDSTC), 2019, : 303 - 308
  • [26] A T-Shape Connected Multilevel Inverter Topology with a Reduced Number of Switching Devices
    Anusuya, M.
    Geetha, R.
    Ilango, R.
    INTERNATIONAL JOURNAL OF RENEWABLE ENERGY RESEARCH, 2023, 13 (04): : 1556 - 1565
  • [27] A Multilevel Inverter Topology With Reduced Number of Switches
    Kashif, Muhammad Fayyaz
    Rashid, Amir Khurrum
    2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
  • [28] Low Switching Frequency Based Asymmetrical Multilevel Inverter Topology With Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Iqbal, Atif
    Tayyab, Mohammad
    Ansari, Mohsin Karim
    IEEE ACCESS, 2019, 7 : 86374 - 86383
  • [29] Design and Analysis of a New Multilevel Inverter with Reduced Number of Switching Devices
    Jafari, Hossein
    Hassanifar, Mahyar
    Nazarpour, Daryoush
    Golshannavaz, Sajjad
    2021 12TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2021, : 156 - 160
  • [30] Hybrid Multilevel Inverter with Reduced Switches Topology
    Das, Madan Kumar
    Sinha, Akanksha
    Jana, Kartick Chandra
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 302 - 307