DESIGN AND IMPLEMENTATION OF MULTILEVEL INVERTER TOPOLOGY WITH REDUCED SWITCHING COMPONENTS

被引:0
|
作者
Velayutham, Jayakumar [1 ]
Ramasamy, Karthikeyan [1 ]
机构
[1] M Kumarasamy Coll Engn, Dept Elect & Elect Engn, Karur 639113, India
来源
关键词
multilevel inverter; pulse width modulation; level number per switch ratio; component per level factor; total harmonic distortion; INTEGRATION; CONVERTER; NUMBER;
D O I
10.7546/CRABS.2024.01.11
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Multilevel inverters play a vital role in renewable energy applications. In this paper we designed a new MLI topology for various renewable energy sources application with fewer switches using the multiple pulse width modulation technique. H -Bridge MLI topology is designed and implemented in an asymmetrical configuration. The equal amplitude of DC sources is symmetric, and unequal amplitude DC sources are used asymmetrically. On operating the MLI in an asymmetric design with four voltage sources, eight switches and 15 -level output is produced, while in symmetric mode 9 -level output is produced. The low -frequency modulation scheme is applied with a designed switching pattern where the switching period is pre -determined. The proposed topology is designed with reduced switches, minimal total harmonic distortion (THD) and the results are compared with conventional multilevel inverter topologies. The proposed MLI topology performance is validated and verified with number of switches and voltage levels and mainly LSR & CLF. Fifteen -level MLI operation is also simulated using MATLAB platform for experimental validation. The results produced by proposed topology are found to be encouraging and superior than any other conventional topology.
引用
收藏
页码:91 / 100
页数:10
相关论文
共 50 条
  • [31] A New Multilevel Inverter Topology With Reduced Power Components for Domestic Solar PV Applications
    Ponnusamy, Prem
    Sivaraman, Pandarinathan
    Almakhles, Dhafer J.
    Padmanaban, Sanjeevikumar
    Leonowicz, Zbigniew
    Alagu, Matheswaran
    Ali, Jagabar Sathik Mohamed
    IEEE ACCESS, 2020, 8 : 187483 - 187497
  • [32] A new multilevel inverter topology with reduced power components for domestic solar PV applications
    Ponnusamy, Prem
    Sivaraman, Pandarinathan
    Almakhles, Dhafer J.
    Padmanaban, Sanjeevikumar
    Leonowicz, Zbigniew
    Alagu, Matheswaran
    Mohamed Ali, Jagabar Sathik
    Mohamed Ali, Jagabar Sathik (mjsathik@ieee.org); Padmanaban, Sanjeevikumar (san@et.aau.dk), 1600, Institute of Electrical and Electronics Engineers Inc. (08): : 187483 - 187497
  • [33] Optimal Design of a New Cascaded Multilevel Inverter Topology With Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Memon, Mudasir Ahmed
    IEEE ACCESS, 2019, 7 : 24498 - 24510
  • [34] Design and implementation of a novel asymmetrical multilevel inverter optimal hardware components
    Dhanamjayulu, Chittathuru
    Arunkumar, Gopal
    Pandian, Balakrishnan Jaganatha
    Padmanaban, Sanjeevikumar
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02)
  • [35] Design and implementation of a new inverter topology with reduced THD and part count
    Mudadla Dhananjaya
    Swapnajit Pattnaik
    Devendra Potnuru
    International Journal of System Assurance Engineering and Management, 2022, 13 : 1410 - 1418
  • [36] Design and implementation of a new inverter topology with reduced THD and part count
    Dhananjaya, Mudadla
    Pattnaik, Swapnajit
    Potnuru, Devendra
    INTERNATIONAL JOURNAL OF SYSTEM ASSURANCE ENGINEERING AND MANAGEMENT, 2022, 13 (03) : 1410 - 1418
  • [37] A Novel Symmetrical Multilevel Inverter Topology with Reduced Switching Devices Using Different PWM Techniques
    Kumar, Abhishek
    Bansal, Praveen
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [38] A Novel Multilevel Inverter Configuration with Reduced Components
    Raju, Hemanth Kumar A.
    Raju, K. S. S. Prasad
    Varma, Harish Kumar G.
    Vaisakh, K.
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 934 - 939
  • [39] A New Topology of Multilevel Inverter with Reduced Part Count
    Vijayaraja, L.
    Kumar, S. Ganesh
    Rivera, M.
    2018 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION/XXIII CONGRESS OF THE CHILEAN ASSOCIATION OF AUTOMATIC CONTROL (ICA-ACCA), 2018,
  • [40] Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology
    Chappa, Anilkumar
    Gupta, Shubhrata
    Sahu, Lalit Kumar
    Gautam, Shivam Prakash
    Gupta, Krishna Kumar
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (01) : 885 - 896