GNNHLS: Evaluating Graph Neural Network Inference via High-Level Synthesis

被引:2
|
作者
Zhao, Chenfeng [1 ]
Dong, Zehao [1 ]
Chen, Yixin [1 ]
Zhang, Xuan [1 ]
Chamberlain, Roger D. [1 ]
机构
[1] Washington Univ, McKelvey Sch Engn, St Louis, MO 63110 USA
关键词
field-programmable gate arrays; graph neural networks; high-level synthesis;
D O I
10.1109/ICCD58817.2023.00092
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present GNNHLS, an open-source framework to comprehensively evaluate GNN inference acceleration on FPGAs via HLS, containing a software stack for data generation and baseline deployment and FPGA implementations of 6 well-tuned GNN HLS kernels. Evaluating on 4 graph datasets with distinct topologies and scales, the results show that GNNHLS achieves up to 50.8x speedup and 423x energy reduction relative to the CPU baselines. Compared with the GPU baselines, GNNHLS achieves up to 5.16x speedup and 74.5x energy reduction.
引用
收藏
页码:574 / 577
页数:4
相关论文
共 50 条
  • [41] ALGORITHMS FOR HIGH-LEVEL SYNTHESIS
    PAULIN, PG
    KNIGHT, JP
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (06): : 18 - 31
  • [42] Introduction to high-level synthesis
    Gajski, Daniel D.
    Ramachandran, Loganath
    IEEE Design and Test of Computers, 1600, 11 (04): : 44 - 54
  • [43] HIGH-LEVEL SYNTHESIS - A TUTORIAL
    WU, ACH
    LIN, YL
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (03) : 209 - 218
  • [44] INTRODUCTION TO HIGH-LEVEL SYNTHESIS
    GAJSKI, DD
    RAMACHANDRAN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 44 - 54
  • [45] Incremental High-Level Synthesis
    Lavagno, Luciano
    Kondratyev, Alex
    Watanabe, Yosinori
    Zhu, Qiang
    Fujii, Mototsugu
    Tatesawa, Mitsuru
    Nakayama, Noriyasu
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 693 - 698
  • [46] An Introduction to High-Level Synthesis
    Coussy, Philippe
    Meredith, Michael
    Gajski, Daniel D.
    Takach, Andres
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 8 - 17
  • [47] THE STATUS OF HIGH-LEVEL SYNTHESIS
    WALKER, RA
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 42 - 43
  • [48] Image saliency detection via graph representation with fusing low-level and high-level features
    Gao, Sihan
    Zhang, Lei
    Li, Chenglong
    Tang, Jin
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2016, 28 (03): : 420 - 426
  • [49] High-level synthesis for testability
    Marzouki, M
    Alves, VC
    Antunes, AR
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 718 - 721
  • [50] PASS - HIGH-LEVEL SYNTHESIS
    EWERING, C
    GERHARDT, G
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 103 - 108