共 50 条
- [2] HIGH-LEVEL DEBUGGING WITH THE AID OF AN INCREMENTAL OPTIMIZER PROCEEDINGS OF THE TWENTY-FIRST, ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOLS 1-4: ARCHITECTURE TRACK, SOFTWARE TRACK, DECISION SUPPORT AND KNOWLEDGE BASED SYSTEMS TRACK, APPLICATIONS TRACK, 1988, : B524 - B532
- [3] A novel incremental floorplan algorithm for duplication in integration of high-level synthesis and floorplan 2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1163 - +
- [6] KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design 2019 FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), 2019, : 105 - 109
- [8] OPTIMIZATIONS IN HIGH-LEVEL SYNTHESIS MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 347 - 352