Incremental High-Level Synthesis

被引:0
|
作者
Lavagno, Luciano
Kondratyev, Alex
Watanabe, Yosinori
Zhu, Qiang
Fujii, Mototsugu
Tatesawa, Mitsuru
Nakayama, Noriyasu
机构
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The widespread acceptance of High-level synthesis as a mainstream tool mostly depends on its tight integration with the following RTL-to-GDSII design flow. A key aspect is the handling of so-called Engineering Change Orders (ECOs), i.e. minor changes required to fix small functional bugs or meet performance requirements late in the design cycle. Traditional high-level synthesis has attempted to optimize at best the output logic. However, in the ECO scenario the goal is to implement the required change with as few modifications as possible to the RTL, logic netlist, placed netlist and layout. In this paper we show how, by judiciously changing the internal databases used by the tool to match as much as possible the original design, one can achieve minimal impact and implement ECOs in truly incremental mode, while full-blow re-synthesis would lead to massive unnecessary downstream changes. The tool essentially matches source constructs between the original and the ECO design, and copies as many synthesis decisions as possible from the original design to the ECO design.
引用
收藏
页码:693 / 698
页数:6
相关论文
共 50 条
  • [41] Partial scan high-level synthesis
    Fernandez, V
    Sanchez, P
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 481 - 485
  • [42] High-level synthesis for low power
    Macii, E
    LOW POWER DESIGN IN DEEP SUBMICRON ELECTRONICS, 1997, 337 : 381 - 393
  • [43] High-level synthesis for orthogonal scan
    Norwood, RB
    McCluskey, EJ
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 370 - 375
  • [44] A Survey of Verification for High-level Synthesis
    Hu J.
    Hu Y.
    Wang G.
    Chen G.
    Yang H.
    Kang Y.
    Wang K.
    Li S.
    1600, Institute of Computing Technology (33): : 287 - 297
  • [45] High-level synthesis by ants on a tree
    Keinprasit, R
    Chongstitvatana, P
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (10) : 2659 - 2669
  • [46] Technology driven high-level synthesis
    Joseph, M.
    Bhat, Narasimha B.
    Sekaran, K. Chandra
    ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 485 - +
  • [47] High-level synthesis with SIMD units
    Raghunathan, V
    Raghunathan, A
    Srivastava, MB
    Ercegovac, MD
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 407 - 413
  • [48] High-level Synthesis Integrated Verification
    Dossis, Michael F.
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2015, 5 (05) : 864 - 870
  • [49] Integrating High-Level Synthesis into MPI
    House, Andrew W. H.
    Saldana, Manuel
    Chow, Paul
    2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 175 - 178
  • [50] RESCHEDULING TRANSFORMATIONS FOR HIGH-LEVEL SYNTHESIS
    PAPACHRISTOU, CA
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 766 - 769