共 50 条
- [3] Integration of low power analysis into high-level synthesis DESIGN AND ANALYSIS OF DISTRIBUTED EMBEDDED SYSTEMS, 2002, 91 : 195 - 204
- [4] Interconnect driven low power high-level synthesis INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 131 - 140
- [5] A thread partitioning algorithm in low power high-level synthesis ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 74 - 79
- [6] Data path allocation for low power in high-level synthesis DESIGN, MODELING AND SIMULATION IN MICROELECTRONICS, 2000, 4228 : 116 - 121
- [7] Binding, allocation and floorplanning in low power high-level synthesis ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 544 - 550
- [8] Interconnect-aware high-level synthesis for low power IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 110 - 117
- [9] Low-power high-level synthesis for FPGA architectures ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 134 - 139
- [10] Low-power high-level synthesis using latches PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 462 - 465