Adaptive Differential Wearing for Read Performance Optimization on High-Density nand Flash Memory

被引:0
|
作者
Song, Yunpeng [1 ,2 ]
Lv, Yina [1 ,2 ]
Shi, Liang [1 ,2 ]
机构
[1] East China Normal Univ, Minist Educ, Software Hardware Codesign Engn Res Ctr, Shanghai 200062, Peoples R China
[2] East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200062, Peoples R China
关键词
Index Terms-3-D NAND flash memory; read performance; wear leveling (WL);
D O I
10.1109/TCAD.2023.3297971
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With cost reduction and density optimization, high-density NAND flash memory has been widely deployed in data centers and consumer devices. However, this trend has significantly degraded the read performance and lifetime of high-density NAND flash memory during the last decade. Previous works proposed to optimize flash lifetime with wear leveling (WL) and optimize read performance with reliability improvement. Although WL can improve flash lifetime, it leads to the reliability of all blocks in 3-D NAND flash decreasing simultaneously. The reliability and read performance will be degraded with flash wearing. To solve this problem, an adaptive differential wearing (ADWR) scheme is proposed to optimize the read performance and lifetime in this work. The basic idea of ADWR is to determine the size of the high-reliability area to serve hot reads based on workload characteristics. Specifically, first, a differential wearing scheme is proposed to construct different reliability areas based on the characteristics of the data. Second, a lifetime model is constructed for the ADWR to clarify the lifetime impact. Based on this, a lifetime optimization scheme is proposed to improve the flash lifetime. Finally, a differential refresh scheme is proposed to reduce the impact of read disturbance on read performance. The experiments on real-life workloads show that ADWR achieves encouraging read performance optimization with negligible impacts on the lifetime of 3-D TLC NAND flash memory.
引用
收藏
页码:380 / 393
页数:14
相关论文
共 50 条
  • [41] Operation Scheme of Multi-Layer Neural Networks Using NAND Flash Memory as High-Density Synaptic Devices
    Lee, Sung-Tae
    Lim, Suhwan
    Choi, Nag Yong
    Bae, Jong-Ho
    Kwon, Dongseok
    Park, Byung-Gook
    Lee, Jong-Ho
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 1085 - 1093
  • [42] High-Density and Highly-Reliable Binary Neural Networks Using NAND Flash Memory Cells as Synaptic Devices
    Lee, Sung-Tae
    Kim, Hyeongsu
    Bae, Jong-Ho
    Yoo, Honam
    Choi, Nag Yong
    Kwon, Dongseok
    Lim, Suhwan
    Park, Byung-Gook
    Lee, Jong-Ho
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [43] Random Flip Bit Aware Reading for Improving High-Density 3-D NAND Flash Performance
    Feng, Hua
    Wei, Debao
    Gu, Shipeng
    Piao, Zhelong
    Wang, Yongchao
    Qiao, Liyan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (05) : 2372 - 2383
  • [44] Empirical evaluation of NAND flash memory performance
    Desnoyers P.
    Operating Systems Review (ACM), 2010, 44 (01): : 50 - 54
  • [45] CMOS-compatible ferroelectric NAND flash memory for high-density, low-power, and high-speed three-dimensional memory
    Kim, Min-Kyu
    Kim, Ik-Jyae
    Lee, Jang-Sik
    SCIENCE ADVANCES, 2021, 7 (03)
  • [46] Straw: A Stress-Aware WL-Based Read Reclaim Technique for High-Density NAND Flash-Based SSDs
    Chun, Myoungjun
    Lee, Jaeyong
    Choi, Inhyuk
    Park, Jisung
    Kim, Myungsuk
    Kim, Jihong
    IEEE COMPUTER ARCHITECTURE LETTERS, 2025, 24 (01) : 5 - 8
  • [47] Dynamic Write-Voltage Design and Read-Voltage Optimization for MLC NAND Flash Memory
    Cai Runbin
    Fang Yi
    Shi Zhifang
    Dai Lin
    Han Guojun
    China Communications, 2024, 21 (12) : 297 - 308
  • [48] A Pattern Adaptive NAND Flash Memory Storage Structure
    Park, Seung-Ho
    Park, Jung-Wook
    Kim, Shin-Dug
    Weems, Charles C.
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (01) : 134 - 138
  • [49] New High-Density Differential Split Gate Flash Memory With Self-Boosting Function
    Shen, Wen Chao
    Lee, Te-Liang
    Pan, Hsin-Wei
    Yang, Zhi-Sung
    Chih, Yue-Der
    Lien, Chiu-Wang
    King, Ya-Chin
    Lin, Chrong Jung
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (09) : 1127 - 1129
  • [50] Dynamic Write-Voltage Design and Read-Voltage Optimization for MLC NAND Flash Memory
    Cai, Runbin
    Fang, Yi
    Shi, Zhifang
    Dai, Lin
    Han, Guojun
    CHINA COMMUNICATIONS, 2024, 21 (12) : 297 - 308