Adaptive Differential Wearing for Read Performance Optimization on High-Density nand Flash Memory

被引:0
|
作者
Song, Yunpeng [1 ,2 ]
Lv, Yina [1 ,2 ]
Shi, Liang [1 ,2 ]
机构
[1] East China Normal Univ, Minist Educ, Software Hardware Codesign Engn Res Ctr, Shanghai 200062, Peoples R China
[2] East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200062, Peoples R China
关键词
Index Terms-3-D NAND flash memory; read performance; wear leveling (WL);
D O I
10.1109/TCAD.2023.3297971
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With cost reduction and density optimization, high-density NAND flash memory has been widely deployed in data centers and consumer devices. However, this trend has significantly degraded the read performance and lifetime of high-density NAND flash memory during the last decade. Previous works proposed to optimize flash lifetime with wear leveling (WL) and optimize read performance with reliability improvement. Although WL can improve flash lifetime, it leads to the reliability of all blocks in 3-D NAND flash decreasing simultaneously. The reliability and read performance will be degraded with flash wearing. To solve this problem, an adaptive differential wearing (ADWR) scheme is proposed to optimize the read performance and lifetime in this work. The basic idea of ADWR is to determine the size of the high-reliability area to serve hot reads based on workload characteristics. Specifically, first, a differential wearing scheme is proposed to construct different reliability areas based on the characteristics of the data. Second, a lifetime model is constructed for the ADWR to clarify the lifetime impact. Based on this, a lifetime optimization scheme is proposed to improve the flash lifetime. Finally, a differential refresh scheme is proposed to reduce the impact of read disturbance on read performance. The experiments on real-life workloads show that ADWR achieves encouraging read performance optimization with negligible impacts on the lifetime of 3-D TLC NAND flash memory.
引用
收藏
页码:380 / 393
页数:14
相关论文
共 50 条
  • [21] Trends in high-density flash memory technologies
    Kimura, K
    Kobayashi, T
    2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 45 - 50
  • [22] Trends in high-density flash memory technologies
    Kobayashi, T
    Kurata, H
    Kimura, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (10): : 1656 - 1663
  • [23] A novel high-density and high-speed NAND-type electrical erasable programmable read only memory
    Lin, FRL
    Lee, ML
    Lin, SY
    Boe, CH
    Yen, CP
    Wu, PH
    Wang, WS
    Ni, J
    Hsu, CCH
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (4B): : 2208 - 2214
  • [24] Novel high-density and high-speed NAND-type electrical erasable programmable read only memory
    Lin, Frank Ruei-Ling
    Lee, Mao-Lin
    Lin, Shih-Yun
    Boe, Chen-Hao
    Yeh, Ching-Pen
    Wu, P.-H.
    Wang, Wen-Sen
    Ni, James
    Hsu, Charles Ching-Hsiang
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2000, 39 (5 B): : 2208 - 2214
  • [25] Using Adaptive Read Voltage Thresholds to Enhance the Reliability of MLC NAND Flash Memory Systems
    Papandreou, Nikolaos
    Parnell, Thomas
    Pozidis, Haralampos
    Mittelholzer, Thomas
    Eleftheriou, Evangelos
    Camp, Charles
    Griffin, Thomas
    Tressler, Gary
    Walls, Andrew
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 151 - 156
  • [26] High Performance NAND Flash Memory System with a Data Buffer
    Lee, Jung-Hoon
    Jung, Bo-Sung
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) : 2645 - 2651
  • [27] Optimization of Performance and Reliability in 3D NAND Flash Memory
    Ouyang, Yingjie
    Xia, Zhiliang
    Yang, Tao
    Shi, Dandan
    Zhou, Wenxi
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (06) : 840 - 843
  • [28] A new architecture for high-density high-performance SGT NOR Flash memory
    Kadowaki, Takuya
    Yamakawa, Yoshizumi
    Nakamura, Hiroki
    Kimura, Yasuo
    Niwano, Michio
    Masuoka, Fujio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (06) : 551 - 555
  • [29] Efficient Design of Read Voltages and LDPC Codes in NAND Flash Memory Using Density Evolution
    Duangthong, Chatuporn
    Phakphisut, Watid
    Wardkein, Paramote
    IEEE ACCESS, 2023, 11 : 74420 - 74437
  • [30] Thermally Stable NiSi Gate Electrode with TiN Barrier Metal for High-Density NAND Flash Memory Devices
    Whang, Sung-Jin
    Joo, Moon-Sig
    Seo, Bo-Min
    Chang, Kyoung-Eun
    Kim, Won-Kyu
    Jung, Tae-Woo
    Kim, Gyu-Hyun
    Lim, Jung-Yeon
    Kim, Ka-Young
    Hong, Kwon
    Park, Sung-Ki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)