Adaptive Differential Wearing for Read Performance Optimization on High-Density nand Flash Memory

被引:0
|
作者
Song, Yunpeng [1 ,2 ]
Lv, Yina [1 ,2 ]
Shi, Liang [1 ,2 ]
机构
[1] East China Normal Univ, Minist Educ, Software Hardware Codesign Engn Res Ctr, Shanghai 200062, Peoples R China
[2] East China Normal Univ, Sch Comp Sci & Technol, Shanghai 200062, Peoples R China
关键词
Index Terms-3-D NAND flash memory; read performance; wear leveling (WL);
D O I
10.1109/TCAD.2023.3297971
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With cost reduction and density optimization, high-density NAND flash memory has been widely deployed in data centers and consumer devices. However, this trend has significantly degraded the read performance and lifetime of high-density NAND flash memory during the last decade. Previous works proposed to optimize flash lifetime with wear leveling (WL) and optimize read performance with reliability improvement. Although WL can improve flash lifetime, it leads to the reliability of all blocks in 3-D NAND flash decreasing simultaneously. The reliability and read performance will be degraded with flash wearing. To solve this problem, an adaptive differential wearing (ADWR) scheme is proposed to optimize the read performance and lifetime in this work. The basic idea of ADWR is to determine the size of the high-reliability area to serve hot reads based on workload characteristics. Specifically, first, a differential wearing scheme is proposed to construct different reliability areas based on the characteristics of the data. Second, a lifetime model is constructed for the ADWR to clarify the lifetime impact. Based on this, a lifetime optimization scheme is proposed to improve the flash lifetime. Finally, a differential refresh scheme is proposed to reduce the impact of read disturbance on read performance. The experiments on real-life workloads show that ADWR achieves encouraging read performance optimization with negligible impacts on the lifetime of 3-D TLC NAND flash memory.
引用
收藏
页码:380 / 393
页数:14
相关论文
共 50 条
  • [11] Enhancing the Reliability of MLC NAND Flash Memory Systems by Read Channel Optimization
    Papandreou, Nikolaos
    Parnell, Thomas
    Pozidis, Haralampos
    Mittelholzer, Thomas
    Eleftheriou, Evangelos
    Camp, Charles
    Griffin, Thomas
    Tressler, Gary
    Walls, Andrew
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 20 (04)
  • [12] LDPC Level Prediction Toward Read Performance of High-Density Flash Memories
    Du, Yajuan
    Gao, Yuan
    Huang, Siyi
    Li, Qiao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (10) : 3264 - 3274
  • [13] Vertical Structure NAND Flash array integration with paired FinFET multi-bit scheme for high-density NAND Flash memory application
    Koo, June-Mo
    Yoon, Tae-Eung
    Lee, Taehee
    Byun, Sungjae
    Jin, Young-Gu
    Kim, Wonjoo
    Kim, Sukpil
    Park, Jongbong
    Cho, Junseok
    Choe, Jeong-Dong
    Lee, Choong-Ho
    Lee, Jong Jin
    Han, Je-Woo
    Kang, Yunseung
    Park, Sangjun
    Kwon, Byoungho
    Jung, Yong-Ju
    Yoo, Inkyoung
    Park, Yoondong
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 93 - +
  • [14] Read Disturb Errors in MLC NAND Flash Memory
    Cai, Yu
    Luo, Yixin
    Ghose, Saugata
    Haratsch, Erich F.
    Mai, Ken
    Mutlu, Onur
    IPSI BGD TRANSACTIONS ON INTERNET RESEARCH, 2018, 14 (02):
  • [15] Novel, parallel and differential synaptic architecture based on NAND flash memory for high-density and highly-reliable binary neural networks
    Lee, Sung-Tae
    Kim, Hyeongsu
    Yoo, Honam
    Kwon, Dongseok
    Lee, Jong-Ho
    NEUROCOMPUTING, 2022, 498 : 1 - 13
  • [16] SARO: A State-Aware Reliability Optimization Technique for High Density NAND Flash Memory
    Kim, Myungsuk
    Song, Youngsun
    Jung, Myoungsoo
    Kim, Jihong
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 255 - 260
  • [17] Novel, parallel and differential synaptic architecture based on NAND flash memory for high-density and highly-reliable binary neural networks
    Lee, Sung-Tae
    Kim, Hyeongsu
    Yoo, Honam
    Kwon, Dongseok
    Lee, Jong-Ho
    Neurocomputing, 2022, 498 : 1 - 13
  • [18] Vectored Read: Exploiting the Read Performance of Hybrid NAND Flash
    Hyun, Seunghwan
    Lee, Sehwan
    Ahn, Sungyong
    Bahn, Hyokyung
    Koh, Kern
    RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, 2008, : 177 - +
  • [19] Read-Voltage Optimization for Finite Code Length in MLC NAND Flash Memory
    Wei, Kang
    Li, Jun
    Kong, Lingjun
    Shu, Feng
    Li, Yonghui
    2018 IEEE INFORMATION THEORY WORKSHOP (ITW), 2018, : 210 - 214
  • [20] Cell Devices for High-Density Flash Memory
    Lee, Jong-Ho
    Kim, Young Min
    Bae, Sung-Ho
    Han, Kyung-Rok
    Cho, Il-Hwan
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 819 - +