共 50 条
- [13] Vertical Structure NAND Flash array integration with paired FinFET multi-bit scheme for high-density NAND Flash memory application 2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 93 - +
- [14] Read Disturb Errors in MLC NAND Flash Memory IPSI BGD TRANSACTIONS ON INTERNET RESEARCH, 2018, 14 (02):
- [16] SARO: A State-Aware Reliability Optimization Technique for High Density NAND Flash Memory PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 255 - 260
- [17] Novel, parallel and differential synaptic architecture based on NAND flash memory for high-density and highly-reliable binary neural networks Neurocomputing, 2022, 498 : 1 - 13
- [18] Vectored Read: Exploiting the Read Performance of Hybrid NAND Flash RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, 2008, : 177 - +
- [19] Read-Voltage Optimization for Finite Code Length in MLC NAND Flash Memory 2018 IEEE INFORMATION THEORY WORKSHOP (ITW), 2018, : 210 - 214
- [20] Cell Devices for High-Density Flash Memory 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 819 - +