Comparative Study of Keccak SHA-3 Implementations

被引:3
|
作者
Dolmeta, Alessandra [1 ]
Martina, Maurizio [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Dept Elect & Telecommun DET, I-10129 Turin, Italy
关键词
hash function; SHA-3; Keccak; hardware design; accelerator; FPGA; ASIC; cryptography; post-quantum cryptography; HW/SW co-design; INSTRUCTION SET EXTENSIONS; DATA INTEGRITY; EFFICIENT;
D O I
10.3390/cryptography7040060
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper conducts an extensive comparative study of state-of-the-art solutions for implementing the SHA-3 hash function. SHA-3, a pivotal component in modern cryptography, has spawned numerous implementations across diverse platforms and technologies. This research aims to provide valuable insights into selecting and optimizing Keccak SHA-3 implementations. Our study encompasses an in-depth analysis of hardware, software, and software-hardware (hybrid) solutions. We assess the strengths, weaknesses, and performance metrics of each approach. Critical factors, including computational efficiency, scalability, and flexibility, are evaluated across different use cases. We investigate how each implementation performs in terms of speed and resource utilization. This research aims to improve the knowledge of cryptographic systems, aiding in the informed design and deployment of efficient cryptographic solutions. By providing a comprehensive overview of SHA-3 implementations, this study offers a clear understanding of the available options and equips professionals and researchers with the necessary insights to make informed decisions in their cryptographic endeavors.
引用
收藏
页数:16
相关论文
共 50 条
  • [21] Performance Analysis of Modified SHA-3
    Chandran, Nithin R.
    Manuel, Ebin M.
    [J]. INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015), 2016, 24 : 904 - 910
  • [22] Algebraic Fault Analysis of SHA-3
    Luo, Pei
    Athanasiou, Konstantinos
    Fei, Yunsi
    Wahl, Thomas
    [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 151 - 156
  • [23] Fast Implementation of SHA-3 in GPU Environment
    Choi, Hojin
    Seo, Seog Chung
    [J]. IEEE ACCESS, 2021, 9 : 144574 - 144586
  • [24] Parallel Implementations of SHA-3 on a 24-core Processor with Software and Hardware Co-Design
    Yang, Jianwei
    Wang, Weizhen
    Xie, Zhicheng
    Han, Jun
    Yu, Zhiyi
    Zeng, Xiaoyang
    [J]. 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 953 - 956
  • [25] SHA-2 and SHA-3 Based Sequence Randomization Algorithm
    Nugroho, Kuntoro Adi
    Hangga, Arimaz
    Sudana, I. Made
    [J]. 2016 2ND INTERNATIONAL CONFERENCE ON SCIENCE AND TECHNOLOGY-COMPUTER (ICST), 2016,
  • [26] Improving FPGA based SHA-3 structures
    Sundal, Magnus
    Chaves, Ricardo
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2017, : 159 - 159
  • [27] Side Channel Analysis of the SHA-3 Finalists
    Zohner, Michael
    Kasper, Michael
    Stoettinger, Marc
    Huss, Sorin A.
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1012 - 1017
  • [28] Integral Distinguishers of Some SHA-3 Candidates
    Minier, Marine
    Phan, Raphael C. -W.
    Pousse, Benjamin
    [J]. CRYPTOLOGY AND NETWORK SECURITY, 2010, 6467 : 106 - +
  • [29] Relaxed Differential Fault Analysis of SHA-3
    Nezhad, S. Ehsan Hosiny
    Safkhani, Masoumeh
    Bagheri, Nasour
    [J]. ISECURE-ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 2019, 11 (02): : 129 - 143
  • [30] The Cost to Break SIKE: A Comparative Hardware-Based Analysis with AES and SHA-3
    Longa, Patrick
    Wang, Wen
    Szefer, Jakub
    [J]. ADVANCES IN CRYPTOLOGY - CRYPTO 2021, PT III, 2021, 12827 : 402 - 431