Performance Analysis of Modified SHA-3

被引:6
|
作者
Chandran, Nithin R. [1 ]
Manuel, Ebin M. [1 ]
机构
[1] Govt Engn Coll, Idukki, India
关键词
Cryptography; Secure Hash Algorithm-3; FPGA; Area reduction;
D O I
10.1016/j.protcy.2016.05.168
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Security services have become an inseparable feature of almost all digital transactions. A crucial module of these scheme isintegrity, which is performed using a cryptographic hash function. Secure Hash Algorithm can be an efficient hashing technique. SHA-3 is the most recent and efficient Secure Hash Algorithm. Keccak has been chosen as the official algorithm for SHA-3 in2012. In this paper we propose a modification on the design of Secure Hash Algorithm (SHA-3) on Xilinx Field ProgrammableGate Array (FPGA) device. In order to provide reliable architecture for this algorithm, a concurrent error tolerant scheme forSHA-3 is used. A system based on the combination of SHA-3 and error tolerant scheme is also described. Simulation resultsshows, an efficiency in area and delay of SHA-3 designs. (C) 2016 The Authors. Published by Elsevier Ltd.
引用
收藏
页码:904 / 910
页数:7
相关论文
共 50 条
  • [1] Differential Fault Analysis of SHA-3
    Bagheri, Nasour
    Ghaedi, Navid
    Sanadhya, Somitra Kumar
    [J]. PROGRESS IN CRYPTOLOGY - INDOCRYPT 2015, 2015, 9462 : 253 - 269
  • [2] Cache Performance Analysis of SHA-3 Hashing Algorithm (BLAKE) and SHA-1
    Ribeiro Junior, Franklin Magalhaes
    Moreno, Edward D.
    Azevedo Dias, Wanderson Roger
    Lima, Felipe dos Anjos
    [J]. 2012 XXXVIII CONFERENCIA LATINOAMERICANA EN INFORMATICA (CLEI), 2012,
  • [3] Algebraic Fault Analysis of SHA-3
    Luo, Pei
    Athanasiou, Konstantinos
    Fei, Yunsi
    Wahl, Thomas
    [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 151 - 156
  • [4] Inside SHA-3
    Stallings, William
    [J]. IEEE Potentials, 2013, 32 (06): : 26 - 31
  • [5] Malicious SHA-3
    Morawiecki, Pawel
    [J]. FUNDAMENTA INFORMATICAE, 2019, 169 (04) : 331 - 343
  • [6] Side Channel Analysis of the SHA-3 Finalists
    Zohner, Michael
    Kasper, Michael
    Stoettinger, Marc
    Huss, Sorin A.
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1012 - 1017
  • [7] Relaxed Differential Fault Analysis of SHA-3
    Nezhad, S. Ehsan Hosiny
    Safkhani, Masoumeh
    Bagheri, Nasour
    [J]. ISECURE-ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 2019, 11 (02): : 129 - 143
  • [8] COMPARISON AND ANALYSIS STUDY OF SHA-3 FINALISTS
    Alshaikhli, Imad Fakhri
    Alahmad, Mohammad A.
    Munthir, Khanssaa
    [J]. 2012 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER SCIENCE APPLICATIONS AND TECHNOLOGIES (ACSAT), 2012, : 366 - 371
  • [9] Performance Analysis of the SHA-3 Candidates on Exotic Multi-core Architectures
    Bos, Joppe W.
    Stefan, Deian
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2010, 2010, 6225 : 279 - +
  • [10] Data-Oriented Performance Analysis of SHA-3 Candidates on FPGA Accelerated Computers
    Chen, Zhimin
    Guo, Xu
    Sinha, Ambuj
    Schaumont, Patrick
    [J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1650 - 1655