Performance Analysis of Modified SHA-3

被引:6
|
作者
Chandran, Nithin R. [1 ]
Manuel, Ebin M. [1 ]
机构
[1] Govt Engn Coll, Idukki, India
关键词
Cryptography; Secure Hash Algorithm-3; FPGA; Area reduction;
D O I
10.1016/j.protcy.2016.05.168
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Security services have become an inseparable feature of almost all digital transactions. A crucial module of these scheme isintegrity, which is performed using a cryptographic hash function. Secure Hash Algorithm can be an efficient hashing technique. SHA-3 is the most recent and efficient Secure Hash Algorithm. Keccak has been chosen as the official algorithm for SHA-3 in2012. In this paper we propose a modification on the design of Secure Hash Algorithm (SHA-3) on Xilinx Field ProgrammableGate Array (FPGA) device. In order to provide reliable architecture for this algorithm, a concurrent error tolerant scheme forSHA-3 is used. A system based on the combination of SHA-3 and error tolerant scheme is also described. Simulation resultsshows, an efficiency in area and delay of SHA-3 designs. (C) 2016 The Authors. Published by Elsevier Ltd.
引用
收藏
页码:904 / 910
页数:7
相关论文
共 50 条
  • [41] The State of Hash Functions and the NIST SHA-3 Competition
    Preneel, Bart
    [J]. INFORMATION SECURITY AND CRYPTOLOGY, 2009, 5487 : 1 - 11
  • [42] SHA-3的安全性分析
    王淦
    张文英
    [J]. 计算机应用研究, 2016, 33 (03) : 851 - 854
  • [43] SHA-3杂凑密码候选算法简评
    薛宇
    吴文玲
    王张宜
    [J]. 中国科学院研究生院学报, 2009, 26 (05) : 577 - 586
  • [44] Security Reductions of the Second Round SHA-3 Candidates
    Andreeva, Elena
    Mennink, Bart
    Preneel, Bart
    [J]. INFORMATION SECURITY, 2011, 6531 : 39 - +
  • [45] A New High Throughput and Area Efficient SHA-3 Implementation
    Wong, Ming Ming
    Haj-Yahya, Jawad
    Sau, Suman
    Chattopadhyay, Anupam
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [46] Pushing the Limits of SHA-3 Hardware Implementations to Fit on RFID
    Pessl, Peter
    Hutter, Michael
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2013, 2013, 8086 : 126 - 141
  • [47] High-performance implementation of an HMAC processor based on SHA-3 Hash function
    Li, Junhui
    Wu, Liji
    Zhang, Xiangmin
    [J]. 2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [48] Design and implementation of an ASIP for SHA-3 hash algorithm
    Mehrabani, Yavar Safaei
    Ataie, Roghayeh
    Shafiabadi, Mohammad Hossein
    Ghasempour, Abolghasem
    [J]. INTERNATIONAL JOURNAL OF INFORMATION AND COMPUTER SECURITY, 2022, 17 (3-4) : 285 - 309
  • [49] SHA-3获胜算法:Keccak评析
    李梦东
    邵鹏林
    李小龙
    [J]. 北京电子科技学院学报, 2013, 21 (02) : 18 - 23
  • [50] Beyond the Limits: SHA-3 in just 49 Slices
    Arribas, Victor
    [J]. 2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 239 - 245