Comparative Study of Keccak SHA-3 Implementations

被引:3
|
作者
Dolmeta, Alessandra [1 ]
Martina, Maurizio [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Dept Elect & Telecommun DET, I-10129 Turin, Italy
关键词
hash function; SHA-3; Keccak; hardware design; accelerator; FPGA; ASIC; cryptography; post-quantum cryptography; HW/SW co-design; INSTRUCTION SET EXTENSIONS; DATA INTEGRITY; EFFICIENT;
D O I
10.3390/cryptography7040060
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper conducts an extensive comparative study of state-of-the-art solutions for implementing the SHA-3 hash function. SHA-3, a pivotal component in modern cryptography, has spawned numerous implementations across diverse platforms and technologies. This research aims to provide valuable insights into selecting and optimizing Keccak SHA-3 implementations. Our study encompasses an in-depth analysis of hardware, software, and software-hardware (hybrid) solutions. We assess the strengths, weaknesses, and performance metrics of each approach. Critical factors, including computational efficiency, scalability, and flexibility, are evaluated across different use cases. We investigate how each implementation performs in terms of speed and resource utilization. This research aims to improve the knowledge of cryptographic systems, aiding in the informed design and deployment of efficient cryptographic solutions. By providing a comprehensive overview of SHA-3 implementations, this study offers a clear understanding of the available options and equips professionals and researchers with the necessary insights to make informed decisions in their cryptographic endeavors.
引用
收藏
页数:16
相关论文
共 50 条
  • [31] Implementation of TRNG with SHA-3 for hardware security
    Kamadi, Annapurna
    Abbas, Zia
    [J]. MICROELECTRONICS JOURNAL, 2022, 123
  • [32] An FPGA implementation of the SHA-3: The BLAKE Hash Function
    Kahri, Fatma
    Bouallegue, Belgacem
    Machhout, Mohsen
    Tourki, Rached
    [J]. 2013 10TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2013,
  • [33] Replacing SHA-2 with SHA-3 Enhances Generic Security of HMAC
    Naito, Yusuke
    Wang, Lei
    [J]. TOPICS IN CRYPTOLOGY - CT-RSA 2016, 2016, 9610 : 397 - 412
  • [34] Design of FPGA Circuit for SHA-3 Encryption Algorithm
    Zhang, Yuxiang
    Fu, Wenjiong
    Xing, Lidong
    [J]. ADVANCES IN NATURAL COMPUTATION, FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY, ICNC-FSKD 2022, 2023, 153 : 1471 - 1478
  • [35] On security arguments of the second round SHA-3 candidates
    Andreeva, Elena
    Bogdanov, Andrey
    Mennink, Bart
    Preneel, Bart
    Rechberger, Christian
    [J]. INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 2012, 11 (02) : 103 - 120
  • [36] Performance Comparison of Keccak, Skein, Grostl, Blake and JH: SHA-3 Final Round Candidate Algorithms on ARM Cortex A8 Processor
    Sobti, Rajeev
    Geetha, G.
    [J]. INTERNATIONAL JOURNAL OF SECURITY AND ITS APPLICATIONS, 2015, 9 (12): : 367 - 384
  • [37] High Throughput Pipelined Implementation of the SHA-3 Cryptoprocessor
    Sideris, Argyrios
    Sanida, Theodora
    Dasygenis, Minas
    [J]. 2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 182 - 185
  • [38] SHA-3 &Locking Protocol For Distributed Database Systems
    Gupta, Prerna
    Verma, B. K.
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 293 - 297
  • [39] SHA 3 and Keccak variants computation speeds on constrained devices
    Vandervelden, Thibaut
    De Smet, Ruben
    Steenhaut, Kris
    Braeken, An
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2022, 128 : 28 - 35
  • [40] Developing a Hardware Evaluation Method for SHA-3 Candidates
    Henzen, Luca
    Gendotti, Pietro
    Guillet, Patrice
    Pargaetzi, Enrico
    Zoller, Martin
    Guerkaynak, Frank K.
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2010, 2010, 6225 : 248 - +