Space time clock: An on-chip clock with 10-12 instability

被引:0
|
作者
Zhendong XU [1 ]
Yingchun ZHANG [1 ]
Pengfei LI [1 ]
Yongsheng WANG [1 ]
Limin DONG [1 ]
Guodong XU [1 ]
机构
[1] School of Astronautics, Harbin Institute of Technology
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
V448.2 [航天器制导与控制];
学科分类号
081105 ;
摘要
High precision and stable clock is extremely important in communication and navigation. The miniaturization of the clocks is considered to be the trend to satisfy the demand for5G and the next generation communications. Based on the concept of meter bar and the principle of the constancy of light velocity, we designed a micro clock, Space Time Clock(STC), with the size smaller than 1 mm × 1 mm and the power dissipation less than 2 m W. Designed in integrated circuit of 0.18 μm technology, the instability of STC is assessed to be 2.23 × 10and the trend of the instability is reversely proportional to τ. With the potential ability to reach the level of 10instability on chip in the future, the period of the STC’s signal is locked on the delay time defined by the meter bar which keeps the time reference constant. Because of its superior performance, the STC is more suitable for mobile communication, PNT(Positioning, Navigation and Timing), embedded processor and deep space application, and becomes the main payload of the ASRTU satellite scheduled to launch next year and investigate in space environment.
引用
收藏
页码:247 / 253
页数:7
相关论文
共 50 条
  • [31] Low-jitter on-chip clock for RSFQ circuit applications
    Zhang, Yongming
    Gupta, Deepnarayan
    Superconductor Science and Technology, 1999, 12 (11): : 769 - 772
  • [32] On-chip synchronous communication between clock domains with quotient frequencies
    Sathe, V.
    Papaefthymiou, M. C.
    Kosonocky, S. V.
    Kim, S.
    ELECTRONICS LETTERS, 2007, 43 (09) : 497 - 499
  • [33] Exploiting on-chip inductance in high speed clock distribution networks
    Ismail, YI
    Friedman, EG
    Neves, JL
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1236 - 1239
  • [34] A Self-Calibration Technique for On-Chip Precise Clock Generator
    Han, Yan
    Qian, Yuji
    Sun, Jun
    Zhang, Shifeng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (12) : 1114 - 1118
  • [35] Exploiting on-chip inductance in high speed clock distribution networks
    Ismail, YI
    Friedman, EG
    Neves, JL
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 643 - 652
  • [36] A Clock Retiming Circuit for Repeaterless Low Swing On-Chip Interconnects
    Kadayinti, Naveen
    Baghini, Maryam Shojaei
    Sharma, Dinesh K.
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 15 - 20
  • [37] Enabling Resonant Clock Distribution with Scaled On-Chip Magnetic Inductors
    Sinha, Saurabh
    Xu, Wei
    Velamala, Jyothi B.
    Dastagir, Tawab
    Bakkaloglu, Bertan
    Yu, Hongbin
    Cao, Yu
    2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 103 - 108
  • [38] Clock-driven on-chip testing for superconductor logic circuits
    Hashimoto, Y
    Yorozu, S
    Numata, H
    Tahara, S
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1999, 9 (02) : 3169 - 3172
  • [39] Low-Cost On-Chip Clock Jitter Measurement Scheme
    Omana, Martin
    Rossi, Daniele
    Giaffreda, Daniele
    Metra, Cecilia
    Mak, T. M.
    Rahman, Asifur
    Tam, Simon
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (03) : 435 - 443
  • [40] Low-jitter on-chip clock for RSFQ circuit applications
    Zhang, Y
    Gupta, D
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1999, 12 (11): : 769 - 772