共 50 条
- [31] Low-jitter on-chip clock for RSFQ circuit applications Superconductor Science and Technology, 1999, 12 (11): : 769 - 772
- [33] Exploiting on-chip inductance in high speed clock distribution networks PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1236 - 1239
- [35] Exploiting on-chip inductance in high speed clock distribution networks 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 643 - 652
- [36] A Clock Retiming Circuit for Repeaterless Low Swing On-Chip Interconnects 2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 15 - 20
- [37] Enabling Resonant Clock Distribution with Scaled On-Chip Magnetic Inductors 2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 103 - 108
- [40] Low-jitter on-chip clock for RSFQ circuit applications SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1999, 12 (11): : 769 - 772