A Self-Calibration Technique for On-Chip Precise Clock Generator

被引:4
|
作者
Han, Yan [1 ]
Qian, Yuji [1 ]
Sun, Jun [1 ]
Zhang, Shifeng [1 ]
机构
[1] Zhejiang Univ, Inst Microelect & Optoelect, Hangzhou 310027, Zhejiang, Peoples R China
关键词
Clock generator; power grid; process insensitive; relaxation oscillator; self-calibration; TEMPERATURE; OSCILLATOR;
D O I
10.1109/TCSII.2015.2468929
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a self-calibration technique for on-chip precise clock generator used in the field of power electronics. In this technique, the operating frequency of the power grid is employed as the frequency reference to eliminate the frequency variation of the clock generator introduced by the fabrication process. To demonstrate the effectiveness of this technique, an on-chip relaxation oscillator has been designed, analyzed and verified with a 0.5-mu m standard CMOS technology. Measurement results show the oscillator with self-calibration operates at a frequency of about 103.7 kHz and draws 90 mu A current from a 5-V supply. 2.83% (3 sigma) frequency variation is achieved, which is more than 3x lower than the one without self-calibration.
引用
收藏
页码:1114 / 1118
页数:5
相关论文
共 50 条
  • [1] Scheme of fast self-calibration for a FPGA chip clock generator
    Dong, Fang-Yuan
    Yang, Hai-Gang
    Wei, Yuan-Feng
    [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2009, 31 (06): : 1521 - 1524
  • [2] Built-in Self-Calibration of On-chip DAC and ADC
    Jiang, Wei
    Agrawal, Vishwani D.
    [J]. 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 834 - 843
  • [3] REDUCED COMPLEXITY ON-CHIP IQ-IMBALANCE SELF-CALIBRATION
    Li, Chunshu
    Li, Min
    Pollin, Sofie
    Debaillie, Bjorn
    Verhelst, Marian
    Van der Perre, Liesbet
    Lauwereins, Rudy
    [J]. 2012 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2012, : 31 - 36
  • [4] An on-chip self-calibration method for current mismatch in D/A Converters
    Radulov, GI
    Quinn, PJ
    Hegt, H
    van Roermund, A
    [J]. ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 169 - 172
  • [5] On-Chip Inductor DCR Self-Calibration Technique for High Frequency Integrated Multiphase Switching Converters
    Lee, Bumkil
    Song, Min Kyu
    Ma, D. Brian
    [J]. 2017 THIRTY SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2017, : 2449 - 2452
  • [6] PVT Variation Tolerant Current Source With On-Chip Digital Self-Calibration
    Kim, Moo-Young
    Lee, Hokyu
    Kim, Chulwoo
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (04) : 737 - 741
  • [7] A Low Power CMOS Amplitude Peak Detector for On-chip Self-calibration Applications
    Li, Shuo
    Xue, Hao
    Zhang, Xiaomeng
    Ren, Saiyu
    [J]. 2017 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2017, : 323 - 326
  • [8] On-chip self-calibration system for CMOS active inductor band pass filter
    Li, Shuo
    Zhang, Xiaomeng
    Xue, Hao
    Ren, Saiyu
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2018, 92 : 64 - 68
  • [9] Employing on-chip jitter test circuit for phase locked loop self-calibration
    Xia, Tian
    Wyatt, Stephen
    Ho, Rupert
    [J]. 21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 12 - +
  • [10] Self-calibration technique for characterization
    Kellermeier, M.
    Lemery, F.
    Floettmann, K.
    Hillert, W.
    Assmann, R.
    [J]. PHYSICAL REVIEW ACCELERATORS AND BEAMS, 2021, 24 (12)