Space time clock: An on-chip clock with 10-12 instability

被引:0
|
作者
Zhendong XU [1 ]
Yingchun ZHANG [1 ]
Pengfei LI [1 ]
Yongsheng WANG [1 ]
Limin DONG [1 ]
Guodong XU [1 ]
机构
[1] School of Astronautics, Harbin Institute of Technology
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
V448.2 [航天器制导与控制];
学科分类号
081105 ;
摘要
High precision and stable clock is extremely important in communication and navigation. The miniaturization of the clocks is considered to be the trend to satisfy the demand for5G and the next generation communications. Based on the concept of meter bar and the principle of the constancy of light velocity, we designed a micro clock, Space Time Clock(STC), with the size smaller than 1 mm × 1 mm and the power dissipation less than 2 m W. Designed in integrated circuit of 0.18 μm technology, the instability of STC is assessed to be 2.23 × 10and the trend of the instability is reversely proportional to τ. With the potential ability to reach the level of 10instability on chip in the future, the period of the STC’s signal is locked on the delay time defined by the meter bar which keeps the time reference constant. Because of its superior performance, the STC is more suitable for mobile communication, PNT(Positioning, Navigation and Timing), embedded processor and deep space application, and becomes the main payload of the ASRTU satellite scheduled to launch next year and investigate in space environment.
引用
收藏
页码:247 / 253
页数:7
相关论文
共 50 条
  • [21] On-chip LJJ clock source generates 50 GHz
    不详
    MICROWAVES & RF, 2004, 43 (08) : 74 - 74
  • [22] Automatic system for VLSI on-chip clock synthesizers characterization
    Fefer, Y
    Sofer, S
    ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 587 - 590
  • [23] Automatic on-chip backup clock changer for protecting abnormal MCU operations in unsafe clock frequency
    An, Joonghyun
    Seok, Moon Gi
    Park, Daejin
    IEICE ELECTRONICS EXPRESS, 2016, 13 (24): : 1 - 12
  • [24] An on-chip delta-time-to-voltage converter for real-time measurement of clock jitter
    Ichiyama, Kiyotaka
    Ishida, Masahiro
    Yamaguchi, Takahiro J.
    Soma, Mani
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2798 - +
  • [25] A 750 MHz semi-digital clock and data recovery circuit with 10-12 BER
    韦雪明
    王忆文
    李平
    罗和平
    半导体学报, 2011, 32 (12) : 139 - 143
  • [26] DESIGN AND SIMULATION OF A FAST JOSEPHSON JUNCTION ON-CHIP GATED CLOCK FOR FREQUENCY AND TIME ANALYSIS
    RUBY, RC
    IEEE TRANSACTIONS ON MAGNETICS, 1991, 27 (02) : 2872 - 2875
  • [27] An Atomic Clock with 10-18 Instability
    Hinkley, N.
    Sherman, J. A.
    Phillips, N. B.
    Schioppo, M.
    Lemke, N. D.
    Beloy, K.
    Pizzocaro, M.
    Oates, C. W.
    Ludlow, A. D.
    SCIENCE, 2013, 341 (6151) : 1215 - 1218
  • [28] Clock-driven on-chip testing for superconductor logic circuits
    Hashimoto, Yoshihito
    Yorozu, Shinichi
    Numata, Hideaki
    Tahara, Shuichi
    IEEE Transactions on Applied Superconductivity, 1999, 9 (2 III): : 3169 - 3172
  • [29] An On-Chip Test Clock Control Scheme for Circuit Aging Monitoring
    Yi, Hyunbean
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (01) : 71 - 78
  • [30] On-chip substrate noise suppression using clock randomization methodology
    Wang, Yuxin
    Ignjatovic, Zeljko
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2176 - 2179