Space time clock: An on-chip clock with 10-12 instability

被引:0
|
作者
Zhendong XU [1 ]
Yingchun ZHANG [1 ]
Pengfei LI [1 ]
Yongsheng WANG [1 ]
Limin DONG [1 ]
Guodong XU [1 ]
机构
[1] School of Astronautics, Harbin Institute of Technology
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
V448.2 [航天器制导与控制];
学科分类号
081105 ;
摘要
High precision and stable clock is extremely important in communication and navigation. The miniaturization of the clocks is considered to be the trend to satisfy the demand for5G and the next generation communications. Based on the concept of meter bar and the principle of the constancy of light velocity, we designed a micro clock, Space Time Clock(STC), with the size smaller than 1 mm × 1 mm and the power dissipation less than 2 m W. Designed in integrated circuit of 0.18 μm technology, the instability of STC is assessed to be 2.23 × 10and the trend of the instability is reversely proportional to τ. With the potential ability to reach the level of 10instability on chip in the future, the period of the STC’s signal is locked on the delay time defined by the meter bar which keeps the time reference constant. Because of its superior performance, the STC is more suitable for mobile communication, PNT(Positioning, Navigation and Timing), embedded processor and deep space application, and becomes the main payload of the ASRTU satellite scheduled to launch next year and investigate in space environment.
引用
收藏
页码:247 / 253
页数:7
相关论文
共 50 条
  • [41] On-chip Jitter and Oscilloscope Circuits Using an Asynchronous Sample Clock
    Schaub, J. D.
    Gebara, F. H.
    Nguyen, T. Y.
    Vo, I.
    Pena, J.
    Acharyya, D. J.
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 126 - 129
  • [42] MAKING A CLOCK CHIP KEEP BETTER TIME
    SMITH, MF
    ELECTRONICS, 1981, 54 (17): : 143 - &
  • [43] Time prediction accuracy for a space clock
    Busca, G
    Wang, Q
    METROLOGIA, 2003, 40 (03) : S265 - S269
  • [44] An on-chip glitchy-clock generator for testing fault injection attacks
    Endo, Sho
    Sugawara, Takeshi
    Homma, Naofumi
    Aoki, Takafumi
    Satoh, Akashi
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2011, 1 (04) : 265 - 270
  • [45] On-chip circuit for measuring period jitter and Skew of clock distribution networks
    Jenkins, K. A.
    Shepard, K. L.
    Xu, Z.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 157 - +
  • [46] On-Chip Clock Network Skew Measurement using Sub-Sampling
    Das, Pratap Kumar
    Amrutur, Bharadwaj
    Sridhar, J.
    Visvanathan, V.
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 397 - +
  • [47] On-Chip Circuit for Measuring Multi-GHz Clock Signal Waveforms
    Jenkins, K. A.
    Restle, P.
    Wang, P. Z.
    Hogenmiller, D.
    Boerstler, D.
    Bucelot, T.
    2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,
  • [48] A 5000-PIXEL LINEAR IMAGE SENSOR WITH ON-CHIP CLOCK DRIVERS
    HIRAMA, M
    WATANABE, Y
    KOIKE, S
    KODAKE, T
    TSUCHIYA, K
    NARABU, T
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1990, 36 (03) : 473 - 478
  • [49] A cell-based 5-MHz on-chip clock generator
    Chung, Ching-Che
    Li, Jhih-Wei
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (02) : 1472 - 1482
  • [50] Exploiting the on-chip inductance in high-speed clock distribution networks
    Ismail, YI
    Friedman, EG
    Neves, JL
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (06) : 963 - 973