Retry-Based Synchronization for Online Testing of Identical Logic Blocks

被引:0
|
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Synchronization; Logic; Clocks; Hardware; Circuit faults; Very large scale integration; Logic gates; Benchmark testing; Aging; Software tools; Identical logic blocks; online testing; output comparison; synchronization process;
D O I
10.1109/TVLSI.2024.3501402
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
State-of-the-art designs include identical instances of logic blocks to support parallel computations. Identical logic blocks at close physical proximity can be tested online by comparing their output sequences. This removes the need for known input and output sequences. To use output comparison for two logic blocks, B-0 and B-1, the logic blocks should be synchronized to the same state, and the same input sequence should be applied to them. Assuming that B-0 performs functional computations and B-1 is idle, a process described earlier synchronizes B-1 to the state of B-0 by using a synchronization period where B-1 receives the input sequence of B-0 , and values of selected state variables are copied from B-0 to B-1. A single synchronization period was used earlier. The first key contribution of this article is to introduce a retry-based synchronization process with multiple synchronization periods to avoid flagging synchronization failures as faults. The second contribution of this article is to develop the synchronization process in a simulation environment that considers functional operation conditions. Experimental results for benchmark circuits demonstrate the effectiveness of the retry-based process and the importance of the functional simulation environment.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Online BIST and BIST-based diagnosis of FPGA logic blocks
    Abramovici, M
    Stroud, CE
    Emmert, JM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (12) : 1284 - 1294
  • [2] Logic BIST and scan test techniques for multiple identical blocks
    Arabi, K
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 60 - 65
  • [3] Online fault tolerance for FPGA logic blocks
    Emmert, John M.
    Stroud, Charles E.
    Abramovici, Miron
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (02) : 216 - 226
  • [4] An Error Recoverable Structure Based on Complementary Logic and Alternating-Retry
    Jian-Hui Jiang
    Journal of Computer Science and Technology, 2005, 20 : 885 - 894
  • [5] An error recoverable structure based on complementary logic and alternating-retry
    Jiang, JH
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 20 (06) : 885 - 894
  • [6] Modular and rapid testing of SOCs with unwrapped logic blocks
    Xu, Q
    Nicolici, N
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (11) : 1275 - 1285
  • [7] An enhanced logic BIST architecture for Online testing
    Yang, F.
    Chakravarty, S.
    Devta-Prasanna, N.
    Reddy, S. M.
    Pomeranz, I.
    14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 10 - 15
  • [8] Design of a hyperchaotic cryptosystem based on identical and generalized synchronization
    Brucoli, M
    Cafagna, D
    Carnimeo, L
    Grassi, G
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 1999, 9 (10): : 2027 - 2037
  • [9] Testing Xilinx XC4000 configurable logic blocks with carry logic modules
    Sun, XL
    Xu, J
    Trouborst, P
    2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 221 - 229
  • [10] Online testable reversible logic circuit design using NAND blocks
    Vasudevan, DP
    Lala, PK
    Parkerson, JP
    19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 324 - 331