Retry-Based Synchronization for Online Testing of Identical Logic Blocks

被引:0
|
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Synchronization; Logic; Clocks; Hardware; Circuit faults; Very large scale integration; Logic gates; Benchmark testing; Aging; Software tools; Identical logic blocks; online testing; output comparison; synchronization process;
D O I
10.1109/TVLSI.2024.3501402
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
State-of-the-art designs include identical instances of logic blocks to support parallel computations. Identical logic blocks at close physical proximity can be tested online by comparing their output sequences. This removes the need for known input and output sequences. To use output comparison for two logic blocks, B-0 and B-1, the logic blocks should be synchronized to the same state, and the same input sequence should be applied to them. Assuming that B-0 performs functional computations and B-1 is idle, a process described earlier synchronizes B-1 to the state of B-0 by using a synchronization period where B-1 receives the input sequence of B-0 , and values of selected state variables are copied from B-0 to B-1. A single synchronization period was used earlier. The first key contribution of this article is to introduce a retry-based synchronization process with multiple synchronization periods to avoid flagging synchronization failures as faults. The second contribution of this article is to develop the synchronization process in a simulation environment that considers functional operation conditions. Experimental results for benchmark circuits demonstrate the effectiveness of the retry-based process and the importance of the functional simulation environment.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] A temporal programming model with atomic blocks based on projection temporal logic
    Yang, Xiaoxiao
    Zhang, Yu
    Fu, Ming
    Feng, Xinyu
    FRONTIERS OF COMPUTER SCIENCE, 2014, 8 (06) : 958 - 976
  • [32] Erasable and Field Programmable DNA Circuits Based on Configurable Logic Blocks
    Liu, Yizhou
    Zhai, Yuxuan
    Hu, Hao
    Liao, Yuheng
    Liu, Huan
    Liu, Xiao
    He, Jiachen
    Wang, Limei
    Wang, Hongxun
    Li, Longjie
    Zhou, Xiaoyu
    Xiao, Xianjin
    ADVANCED SCIENCE, 2024, 11 (26)
  • [33] Useful logic blocks based on clocked series-connected RTDs
    Pettenghi, H
    Avedillo, MJ
    Quintana, JM
    2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 593 - 595
  • [34] A temporal programming model with atomic blocks based on projection temporal logic
    Xiaoxiao Yang
    Yu Zhang
    Ming Fu
    Xinyu Feng
    Frontiers of Computer Science, 2014, 8 : 958 - 976
  • [35] Analysis of FPGA Architecture with Hybrid Logic Blocks Based on ULG and LUT
    Sudhanya, P.
    Rani, S. P. Joy Vasantha
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024,
  • [36] Performance Evaluation Based on Placement Planning of Logic Blocks in FPGA Design
    Joseph, Jasmine
    Chalil, Anu
    2018 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2018,
  • [37] Time minimization and online synchronization for multi-agent systems under collaborative temporal logic tasks
    Liu, Zesen
    Guo, Meng
    Li, Zhongkui
    AUTOMATICA, 2024, 159
  • [38] Online testing of web-based applications
    Wang, QX
    Quan, LN
    Ying, FC
    PROCEEDINGS OF THE 28TH ANNUAL INTERNATIONAL COMPUTER SOFTWARE AND APPLICATION CONFERENCE, WORKSHOP AND FAST ABSTRACTS, 2004, : 166 - 169
  • [39] Specification-based logic coverage testing criteria
    Qian Z.-S.
    Miao H.-K.
    Ruan Jian Xue Bao/Journal of Software, 2010, 21 (07): : 1536 - 1549
  • [40] On the automation of testing a logic-based diagnosis system
    Wotawa, Franz
    2018 IEEE 11TH INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS (ICSTW), 2018, : 370 - 373