Efficient Implementation of Knuth Yao Sampler on Reconfigurable Hardware

被引:0
|
作者
Baidya, Paresh [1 ,2 ]
Paul, Rourab [2 ]
Mandal, Swagata [3 ]
Debnath, Sumit Kumar [1 ]
机构
[1] Natl Inst Technol, Dept Math, Jamshedpur 831014, Jharkhand, India
[2] Siksha O Anusandhan Deemed Be Univ, Dept Comp Sci, Engn, Bhubaneswar 751030, Odisha, India
[3] Jalpaiguri Govt Engn Coll, Dept Elect, Commun Engn, Jalpaiguri 735102, W Bengal, India
关键词
Discrete gaussian sampling; knuth yao sampler; lattice based cryptography; post-quantum cryptography;
D O I
10.1109/LCA.2024.3454490
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Lattice-based cryptography offers a promising alternative to traditional cryptographic schemes due to its resistance against quantum attacks. Discrete Gaussian sampling plays a crucial role in lattice-based cryptographic algorithms such as Ring Learning with error (R-LWE) for generating the coefficient of the polynomials. The Knuth Yao Sampler is a widely used discrete Gaussian sampling technique in Lattice-based cryptography. On the other hand, Lattice based cryptography involves resource intensive complex computation. Due to the presence of inherent parallelism, on field programmability Field Programmable Gate Array (FPGA) based reconfigurable hardware can be a good platform for the implementation of Lattice-based cryptographic algorithms. In this work, an efficient implementation of Knuth Yao Sampler on reconfigurable hardware is proposed that not only reduces the resource utilization but also enhances the speed of the sampling operation. The proposed method reduces look up table (LUT) requirement by almost 29% and enhances the speed by almost 17 times compared to the method proposed by the authors in (Sinha Roy et al., 2014).
引用
收藏
页码:195 / 198
页数:4
相关论文
共 50 条
  • [1] Efficient implementation of cellular algorithms on reconfigurable hardware
    Corsonello, P
    Spezzano, G
    Staino, G
    Talia, D
    10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 211 - 218
  • [2] An Efficient Implementation Of A Phase Unwrapping Kernel On Reconfigurable Hardware
    Braganza, Sherman
    Leeser, Miriam
    2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 138 - 143
  • [3] Reconfigurable hardware for efficient implementation of programmable FIR filters
    Denk, TC
    Nicol, CJ
    Larsson, P
    Azadet, K
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3005 - 3008
  • [4] An Efficient Implementation of Montgomery Powering Ladder in Reconfigurable Hardware
    Mesquita, Daniel
    Perin, Guilherme
    Herrmann, Fernando Luis
    Martins, Joao Baptista
    SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 121 - 126
  • [5] An Efficient Implementation Of A Phase Unwrapping Kernel On Reconfigurable Hardware
    Braganza, Sherman
    Leeser, Miriam
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 316 - 317
  • [6] Reconfigurable hardware implementation of a fast and efficient motion detection algorithm
    Saad, E. M.
    Hamdy, A.
    Abutaleb, M. M.
    MMACTEE' 08: PROCEEDINGS OF THE 10TH WSEAS INTERNATIONAL CONFERENCE MATHERMATICAL METHODS AND COMPUTATIONAL TECHNIQUES IN ELECTRICAL ENGINEERING: COMPUTATIONAL METHODS AND INTELLIGENT SYSTEMS, 2008, : 40 - 45
  • [7] XTR implementation on reconfigurable hardware
    Peeters, E
    Neve, M
    Ciet, M
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2004, PROCEEDINGS, 2004, 3156 : 386 - 399
  • [8] Reconfigurable hardware implementation of BinDCT
    Murphy, CW
    Harvey, DM
    ELECTRONICS LETTERS, 2002, 38 (18) : 1012 - 1013
  • [9] Efficient implementation of Rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs
    Standaert, FX
    Rouvroy, G
    Quisquater, JJ
    Legat, JD
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS CHES 2003, PROCEEDINGS, 2003, 2779 : 334 - 350
  • [10] An efficient XOR-free implementation of polar encoder for reconfigurable hardware
    Kumar, Navin
    Kedia, Deepak
    Purohit, Gaurav
    INTEGRATION-THE VLSI JOURNAL, 2025, 100