Reconfigurable hardware implementation of BinDCT

被引：8

作者：

Murphy, CW ^{[1
]}

Harvey, DM ^{[1
]}

机构：

[1] Liverpool John Moores Univ, Sch Engn, Coherent Electroopt Res Grp, Liverpool L3 3AF, Merseyside, England

来源：

ELECTRONICS LETTERS | 2002年 / 38卷 / 18期

关键词：

D O I：

10.1049/el:20020711

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Enhancing the coding gain and operand throughput of a data compression application through dynamic hardware reconfiguration is described. A novel implementation of the BinDCT, a discrete cosine transform (DCT) approximation has been realised on a run-time reconfigurable custom XC6200 field programmable,gate array-based dynamic coprocessor, coupled to a TMS320C40 digital signal processor system.

引用

页码：1012 / 1013

页数：2

共 50 条

[1] Efficient BinDCT hardware architecture exploration and implementation on FPGA
Ben Abdelali, Abdessalem
Chatti, Ichraf
Hannachi, Marwa
Mtibaa, Abdellatif
[J]. JOURNAL OF ADVANCED RESEARCH, 2016, 7 (06) : 909 - 922
[2] XTR implementation on reconfigurable hardware
Peeters, E
Neve, M
Ciet, M
[J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2004, PROCEEDINGS, 2004, 3156 : 386 - 399
[3] Implementation of Sorting Algorithms in Reconfigurable Hardware
Skliarova, Iouliia
Sklyarov, Valery
Mihhailov, Dmitri
Sudnitson, Alexander
[J]. 2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 107 - 110
[4] Hardware Implementation of Reconfigurable Separable Convolution
Rao, Lei
Zhang, Bin
Zhao, Jizhong
[J]. 2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 232 - 237
[5] Neuron implementation using reconfigurable hardware
Sofron, Emil
Serban, Gheorghe
Bostan, Ionel
Ionescu, Laurentiu
Ionescu, Valeriu
Mazare, Alin
[J]. PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, VOL III: INDUSTRIAL AUTOMATION AND CONTROL, 2004, : 189 - 192
[6] A reconfigurable approach to hardware implementation of neural networks
Noory, B
Groza, V
[J]. CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 1861 - 1864
[7] AN IMPLEMENTATION OF MEMBRANE COMPUTING USING RECONFIGURABLE HARDWARE
Nguyen, Van
Kearney, David
Gioiosa, Gianpaolo
[J]. COMPUTING AND INFORMATICS, 2008, 27 : 551 - 569
[8] Reconfigurable hardware implementation of the lenstra factorization algorithm
Zapotecas-Martinez, Saul
Mancillas-López, Cuauhtemoc
Rodríguez-Henríquez, Francisco
Cruz-Cortes, Nareli
[J]. 2006 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING, 2006, : 389 - +
[9] Optimized Implementation of the HPCG Benchmark on Reconfigurable Hardware
Zeni, Alberto
O'Brien, Kenneth
Blott, Michaela
Santambrogio, Marco D.
[J]. EURO-PAR 2021: PARALLEL PROCESSING, 2021, 12820 : 616 - 630
[10] Efficient implementation of cellular algorithms on reconfigurable hardware
Corsonello, P
Spezzano, G
Staino, G
Talia, D
[J]. 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 211 - 218

← 1 2 3 4 5 →