An Efficient Implementation of Montgomery Powering Ladder in Reconfigurable Hardware

被引：0
|
作者：
Mesquita, Daniel [1 ]
Perin, Guilherme [1 ]
Herrmann, Fernando Luis [1 ]
Martins, Joao Baptista [1 ]
机构：
[1] Univ Fed Uberlandia, FACOM, Uberlandia, MG, Brazil
来源：
SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2010年
关键词：
Cryptography; Modular Exponentiation; FPGA; EXPONENTIATION; MULTIPLICATION;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes an efficient architecture to perform modular exponentiation using the Montgomery Powering Ladder algorithm The implementation is composed by two parallel modular multiplication modules in order to speed-up the modular exponentiation time. The modular multiplication architecture is high-radix and presents an one-dimensional array of processing elements within multiplexed multipliers. This architecture can performs the 1024 bits RSA decryption in 2.5 ms. Furthermore, the modular exponentiation architecture presents a countermeasure against SPA attack.
引用
收藏
页码：121 / 126
页数：6
相关论文
共 50 条
  • [1] The Montgomery powering ladder
    Joye, M
    Yen, SM
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2002, 2002, 2523 : 291 - 302
  • [2] Randomizing the Montgomery Powering Ladder
    Duc-Phong Le
    Tan, Chik How
    Tunstall, Michael
    INFORMATION SECURITY THEORY AND PRACTICE, WISTP 2015, 2015, 9311 : 169 - 184
  • [3] EFFICIENT ARCHITECTURES FOR MODULAR EXPONENTIATION USING MONTGOMERY POWERING LADDER
    He, Yiruo
    Wu, Huapeng
    2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 1202 - 1205
  • [4] Fault Attacks on the Montgomery Powering Ladder
    Schmidt, Joern-Marc
    Medwed, Marcel
    INFORMATION SECURITY AND CRYPTOLOGY - ICISC 2010, 2011, 6829 : 396 - 406
  • [5] Montgomery Modular Multiplication on Reconfigurable Hardware: Systolic versusMultiplexed Implementation
    Perin, Guilherme
    Mesquita, Daniel Gomes
    Martins, Joao Baptista
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2011, 2011
  • [6] Efficient and Scalable Hardware Implementation of Montgomery Modular Multiplication
    Issad, M.
    Anane, M.
    Boudraa, B.
    Bellemou, A. M.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (08)
  • [7] Reconfigurable hardware implementation of Montgomery modular multiplication and parallel binary exponentiation
    Nedjah, N
    Mourelle, LD
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 226 - 233
  • [8] Montgomery modular exponentiation on reconfigurable hardware
    Blum, T
    Paar, C
    14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 70 - 77
  • [9] Efficient implementation of cellular algorithms on reconfigurable hardware
    Corsonello, P
    Spezzano, G
    Staino, G
    Talia, D
    10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 211 - 218
  • [10] An Efficient Implementation Of A Phase Unwrapping Kernel On Reconfigurable Hardware
    Braganza, Sherman
    Leeser, Miriam
    2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 138 - 143
12345