An Efficient Implementation of Montgomery Powering Ladder in Reconfigurable Hardware

被引：0

作者：

Mesquita, Daniel ^{[1
]}

Perin, Guilherme ^{[1
]}

Herrmann, Fernando Luis ^{[1
]}

Martins, Joao Baptista ^{[1
]}

机构：

[1] Univ Fed Uberlandia, FACOM, Uberlandia, MG, Brazil

来源：

SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2010年

关键词：

Cryptography; Modular Exponentiation; FPGA; EXPONENTIATION; MULTIPLICATION;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes an efficient architecture to perform modular exponentiation using the Montgomery Powering Ladder algorithm The implementation is composed by two parallel modular multiplication modules in order to speed-up the modular exponentiation time. The modular multiplication architecture is high-radix and presents an one-dimensional array of processing elements within multiplexed multipliers. This architecture can performs the 1024 bits RSA decryption in 2.5 ms. Furthermore, the modular exponentiation architecture presents a countermeasure against SPA attack.

引用

页码：121 / 126

页数：6

共 50 条

[21] High-radix montgomery modular exponentiation on reconfigurable hardware
Blum, T
Paar, C
IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (07) : 759 - 764
[22] Efficient implementation of Rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs
Standaert, FX
Rouvroy, G
Quisquater, JJ
Legat, JD
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS CHES 2003, PROCEEDINGS, 2003, 2779 : 334 - 350
[23] An efficient XOR-free implementation of polar encoder for reconfigurable hardware
Kumar, Navin
Kedia, Deepak
Purohit, Gaurav
INTEGRATION-THE VLSI JOURNAL, 2025, 100
[24] Hardware Implementation of a Practical Complexity Spectrally Efficient FDM Reconfigurable Receiver
Grammenos, Ryan C.
Darwazeh, Izzat
2012 IEEE 23RD INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC), 2012, : 2401 - 2407
[25] An architecture for the efficient implementation of compressive sampling reconstruction algorithms in reconfigurable hardware
Ortiz, Fernando E.
Kelmelis, Eric J.
Arce, Gonzalo R.
VISUAL INFORMATION PROCESSING XVI, 2007, 6575
[26] Carry-save Montgomery modular exponentiation on reconfigurable hardware
Cilardo, A
Mazzeo, A
Romano, L
Saggese, GP
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, : 206 - 211
[27] Efficient 4-Way Vectorizations of the Montgomery Ladder
Nath, Kaushik
Sarkar, Palash
IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (03) : 712 - 723
[28] Template attack on SPA and FA resistant implementation of Montgomery ladder
Chakraborty, Abhishek
Bhattacharya, Sarani
Dixit, Tanu Hari
Rebeiro, Chester
Mukhopadhyay, Debdeep
IET INFORMATION SECURITY, 2016, 10 (05) : 245 - 251
[29] Implementation of Sorting Algorithms in Reconfigurable Hardware
Skliarova, Iouliia
Sklyarov, Valery
Mihhailov, Dmitri
Sudnitson, Alexander
2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 107 - 110
[30] Hardware Implementation of Reconfigurable Separable Convolution
Rao, Lei
Zhang, Bin
Zhao, Jizhong
2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 232 - 237

← 1 2 3 4 5 →