An Efficient Implementation of Montgomery Powering Ladder in Reconfigurable Hardware

被引：0

作者：

Mesquita, Daniel ^{[1
]}

Perin, Guilherme ^{[1
]}

Herrmann, Fernando Luis ^{[1
]}

Martins, Joao Baptista ^{[1
]}

机构：

[1] Univ Fed Uberlandia, FACOM, Uberlandia, MG, Brazil

来源：

SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2010年

关键词：

Cryptography; Modular Exponentiation; FPGA; EXPONENTIATION; MULTIPLICATION;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes an efficient architecture to perform modular exponentiation using the Montgomery Powering Ladder algorithm The implementation is composed by two parallel modular multiplication modules in order to speed-up the modular exponentiation time. The modular multiplication architecture is high-radix and presents an one-dimensional array of processing elements within multiplexed multipliers. This architecture can performs the 1024 bits RSA decryption in 2.5 ms. Furthermore, the modular exponentiation architecture presents a countermeasure against SPA attack.

引用

页码：121 / 126

页数：6

共 50 条

[41] Optimized Implementation of the HPCG Benchmark on Reconfigurable Hardware
Zeni, Alberto
O'Brien, Kenneth
Blott, Michaela
Santambrogio, Marco D.
EURO-PAR 2021: PARALLEL PROCESSING, 2021, 12820 : 616 - 630
[42] Towards an Efficient Implementation of Sequential Montgomery Multiplication
Neto, Joao Carlos
Tenca, Alexandre Ferreira
Ruggiero, Wilson Vicente
2010 CONFERENCE RECORD OF THE FORTY FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2010, : 1680 - 1684
[43] Efficient implementation of Montgomery modular multiplier on FPGA
Abd-Elkader, Ahmed A. H.
Rashdan, Mostafa
Hasaneen, El-Sayed A. M.
Hamed, Hesham F. A.
COMPUTERS & ELECTRICAL ENGINEERING, 2022, 97
[44] Efficient Error Detection Cryptographic Architectures Benchmarked on FPGAs for Montgomery Ladder
Ahmadi, Kasra
Aghapour, Saeed
Kermani, Mehran Mozaffari
Azarderakhsh, Reza
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (11) : 2154 - 2158
[45] A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable Hardware
Nedjah, Nadia
Mourelle, Luiza de Macedo
Wang, Chao
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2016, 44 (06) : 1102 - 1117
[46] Controllable Person Image Synthesis GAN and Its Reconfigurable Energy-efficient Hardware Implementation
Lin, Shaoyue
Zhang, Yanjun
6TH INTERNATIONAL CONFERENCE ON INNOVATION IN ARTIFICIAL INTELLIGENCE, ICIAI2022, 2022, : 154 - 160
[47] An efficient implementation method of a metric computation accelerator for fractal image compression using reconfigurable hardware
Nagano, H
Matsuura, A
Nagoya, A
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (01): : 372 - 377
[48] A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable Hardware
Nadia Nedjah
Luiza de Macedo Mourelle
Chao Wang
International Journal of Parallel Programming, 2016, 44 : 1102 - 1117
[49] A NEW RSA CRYPTOSYSTEM HARDWARE IMPLEMENTATION BASED ON MONTGOMERY'S ALGORITHM
卢君明
林争辉
Journal of Shanghai Jiaotong University(Science), 2002, (01) : 46 - 49
[50] Hardware Implementation of Montgomery Modular Multiplication Algorithm Using Iterative Architecture
Renardy, Antonius P.
Ahmadi, Nur
Fadila, Ashbir A.
Shidqi, Naufal
Adiono, Trio
2015 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA), 2015, : 99 - 102

← 1 2 3 4 5 →