Logic-in-memory cell enabling binary and ternary Boolean logics

被引:0
|
作者
Oh, Jeongyun [1 ]
Jeon, Juhee [1 ]
Shin, Yunwoo [1 ]
Cho, Kyougah [1 ]
Kim, Sangsig [1 ]
机构
[1] Korea Univ, Dept Elect Engn, Seoul 02841, South Korea
基金
新加坡国家研究基金会;
关键词
logic-in-memory; reconfigurable channel modes; ternary logic; triple-gated feedback field-effect transistors;
D O I
10.1007/s11432-024-4248-4
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In computing systems, processing and memory units have been integrated into logic-in-memory (LiM) to enhance the computational efficiency and performance. LiM has been attempted to perform not only binary but also ternary logic functions, which reduces computing complexity. Herein, we demonstrate a binary and ternary LiM (BT-LiM) cell with eight triple-gated (TG) feedback field-effect transistors (FBFETs) reconfigured into n- or p-channel modes. The TG FBFETs exhibit symmetrical latch-up voltages and an on-current ratio of 1.02 between the n- and p-channel modes, which indicates a high potential for reconfigurable logic applications. The BT-LiM cell can perform YES, NOT, AND, OR, NAND, NOR, XNOR, and XOR logic functions in a single cell because of these reconfigurable characteristics. Further, binary and ternary logic functions are realized in the cell without a programming stage, and the cell maintains the results of the logic functions under zero-bias conditions. This study achieves multifunctional LiM that can operate all binary and ternary Boolean logics.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] Logic-In-Memory Architecture Made Real
    Pala, D.
    Causapruno, G.
    Vacca, M.
    Riente, F.
    Turvani, G.
    Graziano, M.
    Zamboni, M.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1542 - 1545
  • [22] The Programmable Logic-in-Memory (PLiM) Computer
    Gaillardon, Pierre-Emmanuel
    Amaru, Luca
    Siemon, Anne
    Linn, Eike
    Waser, Rainer
    Chattopadhyay, Anupam
    De Micheli, Giovanni
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 427 - 432
  • [23] LOGIC-IN-MEMORY ARRAYS APPLICATION AND SYNTHESIS
    RAIKHLIN, VA
    AUTOMATION AND REMOTE CONTROL, 1983, 44 (11) : 1519 - 1527
  • [24] FeFET based Logic-in-Memory: an overview
    Marchand, Cedric
    O'Connor, Ian
    Cantan, Mayeul
    Breyer, Evelyn T.
    Slesazeck, Stefan
    Mikolajick, Thomas
    2021 16TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2021), 2021,
  • [25] Reliability and Prospects of Logic-in-Memory Circuits
    Zanotti, Tommaso
    6TH IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2022), 2022, : 369 - 371
  • [26] LOGIC-IN-MEMORY VLSI FOR MAINFRAME COMPUTERS
    ODAKA, M
    IWABUCHI, M
    OGIUE, K
    KITSUKAWA, G
    YAMAGUCHI, K
    INADACHI, M
    ISSCC DIGEST OF TECHNICAL PAPERS, 1982, 25 : 180 - &
  • [27] LOGICS OF PROGRAMS WITH BOOLEAN MEMORY.
    Urzyczyn, Pawel
    Fundamenta Informaticae, 1988, 11 (01) : 21 - 40
  • [28] Reliability of Logic-in-Memory Circuits in Resistive Memory Arrays
    Zanotti, Tommaso
    Zambelli, Cristian
    Puglisi, Francesco Maria
    Milo, Valerio
    Perez, Eduardo
    Mahadevaiah, Mamathamba K.
    Ossorio, Oscar G.
    Wenger, Christian
    Pavan, Paolo
    Olivo, Piero
    Ielmini, Daniele
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 4611 - 4615
  • [29] Optically Controllable Organic Logic-in-Memory: An Innovative Approach toward Ternary Data Processing and Storage
    Panigrahi, Debdatta
    Hayakawa, Ryoma
    Zhong, Xinhao
    Aimi, Junko
    Wakayama, Yutaka
    NANO LETTERS, 2023, 23 (01) : 319 - 325
  • [30] A 28 nm Configurable Memory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory
    Jeloka, Supreet
    Akesh, Naveen Bharathwaj
    Sylvester, Dennis
    Blaauw, David
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (04) : 1009 - 1021