Logic-in-memory cell enabling binary and ternary Boolean logics

被引:0
|
作者
Oh, Jeongyun [1 ]
Jeon, Juhee [1 ]
Shin, Yunwoo [1 ]
Cho, Kyougah [1 ]
Kim, Sangsig [1 ]
机构
[1] Korea Univ, Dept Elect Engn, Seoul 02841, South Korea
基金
新加坡国家研究基金会;
关键词
logic-in-memory; reconfigurable channel modes; ternary logic; triple-gated feedback field-effect transistors;
D O I
10.1007/s11432-024-4248-4
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In computing systems, processing and memory units have been integrated into logic-in-memory (LiM) to enhance the computational efficiency and performance. LiM has been attempted to perform not only binary but also ternary logic functions, which reduces computing complexity. Herein, we demonstrate a binary and ternary LiM (BT-LiM) cell with eight triple-gated (TG) feedback field-effect transistors (FBFETs) reconfigured into n- or p-channel modes. The TG FBFETs exhibit symmetrical latch-up voltages and an on-current ratio of 1.02 between the n- and p-channel modes, which indicates a high potential for reconfigurable logic applications. The BT-LiM cell can perform YES, NOT, AND, OR, NAND, NOR, XNOR, and XOR logic functions in a single cell because of these reconfigurable characteristics. Further, binary and ternary logic functions are realized in the cell without a programming stage, and the cell maintains the results of the logic functions under zero-bias conditions. This study achieves multifunctional LiM that can operate all binary and ternary Boolean logics.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] An Alternative Way for Reconfigurable Logic-in-Memory With Ferroelectric FET
    You, Wei-Xiang
    Huang, Bo-Kai
    Su, Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (01) : 444 - 446
  • [42] Multifunctional Nanoionic Devices Enabling Simultaneous Heterosynaptic Plasticity and Efficient In-Memory Boolean Logic
    Yang, Yuchao
    Yin, Minghui
    Yu, Zhizhen
    Wang, Zongwei
    Zhang, Teng
    Cai, Yimao
    Lu, Wei D.
    Huang, Ru
    ADVANCED ELECTRONIC MATERIALS, 2017, 3 (07):
  • [43] New Logic-In-Memory Paradigms: An Architectural and Technological Perspective
    Santoro, Giulia
    Turvani, Giovanna
    Graziano, Mariagrazia
    MICROMACHINES, 2019, 10 (06)
  • [44] Skyrmion Logic-In-Memory Architecture for Maximum/Minimum Search
    Gnoli, Luca
    Riente, Fabrizio
    Vacca, Marco
    Ruo Roch, Massimo
    Graziano, Mariagrazia
    ELECTRONICS, 2021, 10 (02) : 1 - 15
  • [45] LIMITA: Logic-in-Memory Primitives for Imprecise Tolerant Applications
    Zarei, Ali
    Safaei, Farshad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (11) : 4686 - 4699
  • [46] Endurance Management for Resistive Logic-In-Memory Computing Architectures
    Shirinzadeh, Saeideh
    Soeken, Mathias
    Gaillardon, Pierre-Emmanuel
    De Micheli, Giovanni
    Drechsler, Rolf
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1092 - 1097
  • [47] Crossbar-Based Memristive Logic-in-Memory Architecture
    Papandroulidakis, Georgios
    Vourkas, Ioannis
    Abusleme, Angel
    Sirakoulis, Georgios Ch.
    Rubio, Antonio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (03) : 491 - 501
  • [48] Implementation of a DRAM-cell-based multiple-valued logic-in-memory circuit
    Kimura, H
    Hanyu, T
    Kameyama, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (10): : 1814 - 1823
  • [49] BC-MVLiM: A Binary-Compatible Multi-Valued Logic-in-Memory Based on Memristive Crossbars
    Sun, Yanan
    Li, Zhi
    Liu, Weiyi
    He, Weifeng
    Wang, Qin
    Mao, Zhigang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (05) : 2048 - 2061
  • [50] Custom Memory Design for Logic-in-Memory: Drawbacks and Improvements over Conventional Memories
    Ottati, Fabrizio
    Turvani, Giovanna
    Masera, Guido
    Vacca, Marco
    ELECTRONICS, 2021, 10 (18)