Logic-in-memory cell enabling binary and ternary Boolean logics

被引:0
|
作者
Oh, Jeongyun [1 ]
Jeon, Juhee [1 ]
Shin, Yunwoo [1 ]
Cho, Kyougah [1 ]
Kim, Sangsig [1 ]
机构
[1] Korea Univ, Dept Elect Engn, Seoul 02841, South Korea
基金
新加坡国家研究基金会;
关键词
logic-in-memory; reconfigurable channel modes; ternary logic; triple-gated feedback field-effect transistors;
D O I
10.1007/s11432-024-4248-4
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In computing systems, processing and memory units have been integrated into logic-in-memory (LiM) to enhance the computational efficiency and performance. LiM has been attempted to perform not only binary but also ternary logic functions, which reduces computing complexity. Herein, we demonstrate a binary and ternary LiM (BT-LiM) cell with eight triple-gated (TG) feedback field-effect transistors (FBFETs) reconfigured into n- or p-channel modes. The TG FBFETs exhibit symmetrical latch-up voltages and an on-current ratio of 1.02 between the n- and p-channel modes, which indicates a high potential for reconfigurable logic applications. The BT-LiM cell can perform YES, NOT, AND, OR, NAND, NOR, XNOR, and XOR logic functions in a single cell because of these reconfigurable characteristics. Further, binary and ternary logic functions are realized in the cell without a programming stage, and the cell maintains the results of the logic functions under zero-bias conditions. This study achieves multifunctional LiM that can operate all binary and ternary Boolean logics.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Logic-In-Memory Architecture For Min/Max Search
    Vacca, Marco
    Tavva, Yaswanth
    Chattopadhyay, Anupam
    Calimera, Andrea
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 853 - 856
  • [32] Ultra-dense co-integration of FeFETs and CMOS logic enabling very-fine grained Logic-in-Memory
    Breyer, Evelyn T.
    Mulaosmanovic, Halid
    Trommer, Jens
    Melde, Thomas
    Duenkel, Stefan
    Trentzsch, Martin
    Beyer, Sven
    Mikolajick, Thomas
    Slesazeck, Stefan
    49TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2019), 2019, : 118 - 121
  • [33] Graphene Oxide-Based Memristive Logic-in-Memory Circuit Enabling Normally-Off Computing
    Kim, Yeongkwon
    Jeon, Seung-Bae
    Jang, Byung Chul
    NANOMATERIALS, 2023, 13 (04)
  • [34] Logic-in-memory based on an atomically thin semiconductor
    Migliato Marega, Guilherme
    Zhao, Yanfei
    Avsar, Ahmet
    Wang, Zhenyu
    Tripathi, Mukesh
    Radenovic, Aleksandra
    Kis, Andras
    NATURE, 2020, 587 (7832) : 72 - +
  • [35] Reconfigurable Logic-in-Memory Using Silicon Transistors
    Lim, Doohyeok
    Cho, Kyoungah
    Kim, Sangsig
    ADVANCED MATERIALS TECHNOLOGIES, 2022, 7 (10)
  • [36] Non-volatile logic-in-memory ternary content addressable memory circuit with floating gate field effect transistor
    Cho, Sangki
    Kim, Sueyeon
    Choi, Insoo
    Kang, Myounggon
    Baik, Seungjae
    Jeon, Jongwook
    AIP ADVANCES, 2023, 13 (04)
  • [37] Optimal periodical memory allocation for logic-in-memory image processors
    Hariyama, Masanori
    Kameyama, Michitaka
    Kobayashi, Yasuhiro
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 193 - +
  • [38] Logic-in-memory based on an atomically thin semiconductor
    Guilherme Migliato Marega
    Yanfei Zhao
    Ahmet Avsar
    Zhenyu Wang
    Mukesh Tripathi
    Aleksandra Radenovic
    Andras Kis
    Nature, 2020, 587 : 72 - 77
  • [39] Magnetic Tunnel Junctions for Future Memory and Logic-in-Memory Applications
    Sverdlov, Viktor
    Mahmoudi, Hiwa
    Markarov, Alexander
    Selberherr, Siegfried
    2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 30 - 33
  • [40] Toward Efficient Logic-in-Memory Computing With Magnetic Reconfigurable Logic Circuits
    Razi, Farzad
    Moaiyeri, Mohammad Hossein
    Mohammadi, Siamak
    IEEE MAGNETICS LETTERS, 2022, 13